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Fabrication techniques and process integration considerations for amorphous
oxide semiconductor (AOS) thin-ﬁlm transistors (TFTs) constitute the central theme
of this dissertation. Within this theme three primary areas of focus are pursued.
The ﬁrst focus involves formulating a general framework for assessing passiva-
tion. Avoiding formation of an undesirable backside accumulation layer in an AOS
bottom-gate TFT is accomplished by (i) choosing a passivation layer in which the
charge neutrality level is aligned with (ideal case) or higher in energy than that of the
semiconductor channel layer charge neutrality level, and (ii) depositing the passiva-
tion layer in such a manner that a negligible density of oxygen vacancies are present
at the channel-passivation layer interface. Two AOS TFT passivation schemes are
explored. Sputter-deposited zinc tin silicon oxide (ZTSO) appears promising for sup-
pressing the eﬀects of negative bias illumination stress (NBIS) with respect to ZTO
and IGZO TFTs. Solution-deposited silicon dioxide is used as a barrier layer to
subsequent PECVD silicon dioxide deposition, yielding ZTO TFT transfer curves
showing that the dual-layer passivation process does not signiﬁcantly alter ZTO TFT
electrical characteristics.The second focus involves creating an adaptable back-end process compatible
with ﬂexible substrates. A detailed list of possible via formation techniques is pre-
sented with particular focus on non-traditional and adaptable techniques. Two of the
discussed methods, “hydrophobic surface treatment”and “printed local insulator,”
are demonstrated and proven eﬀective.
The third focus is printing AOS TFT channel layers in order to create an
adaptable and additive front-end integrated circuit fabrication scheme. Printed zinc
indium aluminum oxide (ZIAO) and indium gallium zinc oxide (IGZO) channel layers
are demonstrated using a SonoPlot piezoelectric printing system.
Finally, challenges associated with printing electronic materials are discussed.
Organic-based solutions are easier to print due to their ability to “stick” to the sub-
strate and form well-deﬁned patterns, but have poor electrical characteristics due
to the weakness of organic bonds. Inorganic aqueous-based solutions demonstrate
good electrical performance when deposited by spin coating, but are diﬃcult to print
because precise control of a substrate’s hydrophillic/hydrophobic nature is required.
However, precise control is diﬃcult to achieve, since aqueous-based solutions either
spread out or ball up on the substrate surface. Thickness control of any printed solu-
tion is always problematic due to surface wetting and the elliptical thickness proﬁle
of a dispensed solution.©Copyright by Eric Steven Sundholm
September 11, 2012
All Rights ReservedNontraditional Amorphous Oxide Semiconductor
Thin-Film Transistor Fabrication
by
Eric Steven Sundholm
A DISSERTATION
submitted to
Oregon State University
in partial fulﬁllment of
the requirements for the
degree of
Doctor of Philosophy
Presented September 11, 2012
Commencement June 2013Doctor of Philosophy dissertation of Eric Steven Sundholm presented on September 11, 2012
APPROVED:
Major Professor, representing Electrical and Computer Engineering
Director of the School of Electrical Engineering and Computer Science
Dean of the Graduate School
I understand that my dissertation will become part of the permanent collection of
Oregon State University libraries. My signature below authorizes release of my dis-
sertation to any reader upon request.
Eric Steven Sundholm, AuthorACKNOWLEDGMENTS
I wish to extend my thanks to my wife and close friend, Sarah. Her unwavering
support and patience was greatly appreciated and helpful throughout my “career”
at Oregon State University. There are not that many wives in the world who would
support a 12 year college plan.
In addition, I believe that life lessons given to me by my parents, Steve and
Angela, proved quite valuable during my education. Of course, the family vacations
to warm and relaxing locations didn’t hurt either.
None of this work would have been possible without the support and guidance
from Dr. John F. Wager. While I may have stayed longer than the typical graduate
student, I believe that my time here has deﬁnitely helped me grow as an engineer, and
Dr. Wager should know that his eﬀorts with me were productive and appreciated.
Special thanks are in order to the following individuals. Chris Tasker, not
only for his expert help with any equipment related issues, but also for his insightful
and guiding thoughts with the numerous obstacles I encountered while at OSU. Rick
Presley for his willingness to share an oﬃce and with me and provide straight forward
engineering opinions when requested. Manfred Dittrich, for his help both in and
outside of the laboratory.
Finally, I wish to extend a general thank you to the many friends I have encoun-
tered over the past 12 years while at OSU. Whether it be my freshman roommate,
Paul, whom I still call a good friend, the ﬁne shooters I competed with, laboratory
colleagues, or “Ride44” members, they all helped me and made my time here that
much more enjoyable.
This work was funded by the Center for Sustainable Materials Chemistry
(CSMC).“If you knew what you were doing it would not be called research.”
-Albert Einstein
“The outcome of any serious research can only be to make two questions grow
where only one grew before.”
-Thorstein VeblenTABLE OF CONTENTS
Page
1. INTRODUCTION ....................................................... 1
2. LITERATURE REVIEW AND TECHNICAL BACKGROUND ......... 3
2.1 Thin-Film Transistors.............................................. 3
2.1.1 TFT Device Structures ..................................... 4
2.1.2 TFT Device Operation...................................... 4
2.2 Transparent Conducting Oxides.................................... 6
2.3 Transparent Amorphous Oxide Semiconductors .................... 7
2.4 Self-Aligned Imprint Lithography TFT Fabrication................. 10
2.4.1 Successful AOS Passivation Schemes ........................ 13
2.5 Printed and Solution-Based Electronics ............................ 16
2.5.1 Metals ...................................................... 17
2.5.2 Insulators................................................... 18
2.5.3 Semiconductors and devices ................................. 19
3. EXPERIMENTAL TECHNIQUES ...................................... 25
3.1 Physical Vapor Deposition ......................................... 25
3.1.1 Radio-Frequency Sputtering................................. 25
3.1.2 Thermal Evaporation ....................................... 27
3.2 Chemical Vapor Deposition ........................................ 28
3.2.1 Plasma-Enhanced Chemical Vapor Deposition ............... 28
3.3 Photolithography .................................................. 30
3.4 Etching............................................................ 30
3.4.1 Selectivity .................................................. 31
3.4.2 Isotropy .................................................... 33
3.4.3 Wet Etching ................................................ 35
3.4.4 Reactive Ion Etching........................................ 36TABLE OF CONTENTS (Continued)
Page
3.5 Lift-oﬀ Patterning ................................................. 37
3.6 Thin-Film Post-Deposition Annealing.............................. 39
3.7 Spin Coating....................................................... 39
3.8 Piezoelectric Micropipette Printing: SonoPlot Tool................. 41
3.8.1 Micropipette Replacement .................................. 48
3.9 Contact Angle ..................................................... 61
3.10 Ultraviolet Ozone Substrate Treatment............................. 62
3.11 Device / Circuit Characterization Methods and Metrics ............ 63
3.11.1 Turn-On and Threshold Voltage............................. 63
3.11.2 Mobility .................................................... 63
3.11.3 Drain Current On-to-Oﬀ Ratio .............................. 65
3.12 Design Considerations, Parasitics................................... 66
4. AOS TFT PASSIVATION ............................................... 69
4.1 Passivation Material Choice........................................ 69
4.2 Passivation Deposition Method..................................... 76
4.2.1 Chemical Vapor Deposition Passivation ..................... 76
4.2.2 Sputter Deposition Passivation .............................. 78
4.2.3 Solution Deposition Passivation ............................. 78
4.2.4 Thermal Evaporation Deposition Passivation ................ 79
4.3 ZTSO Passivation.................................................. 79
4.4 Aqueous SiO2 Passivation.......................................... 84
5. VIA FORMATION FOR INTEGRATED CIRCUIT FABRICATION .... 91
5.1 Deﬁnitions and assumptions........................................ 91TABLE OF CONTENTS (Continued)
Page
5.2 Via formation methods............................................. 93
5.2.1 Conventional via formation ................................. 93
5.2.2 Lift-oﬀ via formation........................................ 93
5.2.3 Direct-write dielectrics via formation ........................ 95
5.2.4 Direct-write and etch via formation ......................... 97
5.2.5 Focused ion beam via formation............................. 99
5.2.6 Laser ablation via formation ................................ 99
5.2.7 Physical ablation via formation ............................. 101
5.2.8 Printed etchant via formation ............................... 103
5.2.9 Stamping via formation ..................................... 104
5.2.10 Hydrophobic surface treatment via formation................ 106
5.2.11 Printed local insulator via formation ........................ 107
5.3 Hydrophobic surface treatment via formation method results....... 109
5.4 Printed local insulator via formation method results................ 112
5.5 Via formation results comparison and conclusions .................. 114
6. PRINTED AOS TFT CHANNEL LAYERS ............................. 118
6.1 Dam and ﬁll channel deﬁnition method ............................ 118
6.2 Printing AlLaO3 ................................................... 122
6.3 Printing ZIAO..................................................... 127
6.4 Printing IGZO..................................................... 134
6.5 Gate insulator damage due to SonoPlot printing process............ 136
6.6 Spin coating versus printing........................................ 143
7. CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE WORK . 147
7.1 Conclusions........................................................ 147
7.1.1 AOS TFT passivation....................................... 147TABLE OF CONTENTS (Continued)
Page
7.1.2 Via formation for integrated circuit fabrication .............. 149
7.1.3 Printed AOS TFT channel layers............................ 149
7.1.4 Printing electronic materials ................................ 150
7.2 Recommendations for Future Work................................. 153
BIBLIOGRAPHY ........................................................... 156LIST OF FIGURES
Figure Page
2.1 TFT Structures .................................................... 4
2.2 TFT Band Diagrams ............................................... 5
2.3 Atomic orbital overlap.............................................. 8
2.4 Section of the periodic table appropriate for AOS materials ......... 10
2.5 Initial material stack for a TFT produced using the SAIL process ... 11
2.6 SAIL perforations for gate metal overetch ........................... 12
3.1 RF sputter deposition .............................................. 27
3.2 Thermal evaporation ............................................... 28
3.3 Plasma-enhanced chemical vapor deposition......................... 29
3.4 Photolithography ﬂowchart ......................................... 31
3.5 Etch selectivity ..................................................... 32
3.6 Extremes of etching isotropy........................................ 33
3.7 Isotropic overetching versus time.................................... 34
3.8 Reactive ion etching ................................................ 37
3.9 Lift-oﬀ technique ................................................... 38
3.10 Spin coating........................................................ 40
3.11 Installed SonoPlot GIX Microplotter II ............................. 42
3.12 SonoPlot GIX Microplotter II work surface ......................... 43
3.13 Dispenser calibration scan .......................................... 45
3.14 Surface cant calibration............................................. 47
3.15 SonoPlot printing process........................................... 49
3.16 SonoPlot dispenser ................................................. 51
3.17 Micropipette ....................................................... 52
3.18 Initial micropipette length .......................................... 52LIST OF FIGURES (Continued)
Figure Page
3.19 Micropipette trimming technique ................................... 53
3.20 Micropipette installation length..................................... 53
3.21 Disassembled dispenser ............................................. 54
3.22 Reassembled dispenser less micropipette ............................ 54
3.23 Clean piezo before gluing ........................................... 55
3.24 Tool for applying glue to the piezo .................................. 56
3.25 Glue applied to the piezo ........................................... 57
3.26 Micropipette dimensions and placement............................. 57
3.27 Micropipette installation............................................ 58
3.28 Clean micropipette installation ..................................... 58
3.29 Final micropipette trimming ........................................ 59
3.30 Refurbished dispenser calibration scans ............................. 60
3.31 Contact angle ...................................................... 61
3.32 Ultraviolet ozone substrate treatment ............................... 62
3.33 Graphically estimating VON and VTH ............................... 64
3.34 Transfer curve for mobility extraction ............................... 65
3.35 Mobility as a function of gate voltage ............................... 66
3.36 Drain current on-to-oﬀ ratio ........................................ 67
3.37 TFT parasitic capacitor cross-section ............................... 68
4.1 Energy band diagrams illustrating an undesired condition for passi-
vating an AOS ..................................................... 71
4.2 Energy band diagrams illustrating a desired condition for passivating
an AOS ............................................................ 72
4.3 A failed ZTO TFT passivation attempt using PECVD SiO2 ......... 77
4.4 ZTSO as a barrier layer ............................................ 81LIST OF FIGURES (Continued)
Figure Page
4.5 Pre- and post-NBIS transfer curves for unpassivated and passivated
ZTO TFTs ......................................................... 82
4.6 Pre- and post-NBIS transfer curves for unpassivated and passivated
IGZO TFTs ........................................................ 83
4.7 ZTO TFT passivation via 250 ◦C/250 ◦C cured aqueous SiO2 and
250 ◦C PECVD SiO2 ............................................... 86
4.8 ZTO TFT passivation via 250 ◦C/250 ◦C cured aqueous SiO2 and
250 ◦C PECVD SiO2 ............................................... 86
4.9 ZTO TFT passivation via 200 ◦C/250 ◦C cured aqueous SiO2 and
250 ◦C PECVD SiO2 ............................................... 87
4.10 ZTO TFT passivation via aqueous SiO2 reproducibility ............. 88
4.11 Aqueous SiO2 and PECVD SiO2 MIS capacitor leakage currents .... 89
5.1 Deﬁning sequence for via formation ................................. 92
5.2 Conventional patterning sequence for via formation ................. 94
5.3 Lift-oﬀ sequence for via formation .................................. 95
5.4 Direct-write dielectric sequence for via formation.................... 96
5.5 Direct-write and etch sequence for via formation .................... 98
5.6 Focused ion beam sequence for via formation........................ 100
5.7 Laser ablation sequence for via formation ........................... 101
5.8 Physical ablation by water jet sequence for via formation............ 102
5.9 Printed etchant via formation....................................... 104
5.10 Stamping, or imprinting, via formation ............................. 105
5.11 Hydrophobic surface treatment via formation ....................... 108
5.12 Printed local insulator via formation ................................ 109
5.13 Processing sequence for the hydrophobic surface treatment via for-
mation method ..................................................... 111LIST OF FIGURES (Continued)
Figure Page
5.14 Layout for the electrical testing of the hydrophobic surface treatment
via formation method............................................... 112
5.15 Processing sequence for the printed local insulator via formation
method............................................................. 113
5.16 Layout for the electrical testing of the printed local insulator via
formation method .................................................. 114
6.1 Processing sequence for the dam and ﬁll channel deﬁnition method .. 120
6.2 Photograph of a CYTOP dam ...................................... 121
6.3 Photograph of ZIAO solution contained within a CYTOP dam ...... 121
6.4 Photograph of patterned ZIAO after CYTOP dam removal.......... 122
6.5 Photograph of completed ZIAO TFT ............................... 122
6.6 Schematic of a AlLaO3 printing test pattern ........................ 123
6.7 Photograph of the ﬁrst AlLaO3 printing attempt .................... 124
6.8 Photograph of the second AlLaO3 printing attempt ................. 125
6.9 Photograph of the third AlLaO3 printing attempt ................... 125
6.10 Photograph of the fouth AlLaO3 printing attempt................... 126
6.11 Photograph of the ﬁfth AlLaO3 printing attempt.................... 127
6.12 Photograph sequence depicting a wetting and subsequent balling
printed solution .................................................... 130
6.13 Printed TFT channels using 0.16 M ZIAO .......................... 134
6.14 Printed TFT channels using 0.16 M ZIAO .......................... 135
6.15 Printed TFT channels using 0.16 M ZIAO .......................... 137
6.16 MIM capacitor processing sequence to test the SonoPlot ............ 138
6.17 Layout of MIM capacitors and SonoPlot printing area............... 140
6.18 Surface plots of the Sonoplot induced insulator damage MIM capac-
itor electrical data .................................................. 142LIST OF TABLES
Table Page
2.1 Electrical properties of common transparent conducting oxides ...... 7
4.1 Band gap and charge neutrality level of selected oxides .............. 73
4.2 High-frequency relative dielectric constant ("∞R), interface param-
eter for a surface (S), and surface state density (DSS) for selected
materials. .......................................................... 75
4.3 Interface dipole voltage (∆PS) and passivated interface state density
(DPS) for selected semiconductor and passivation layer combinations. 76
5.1 Hydrophobic surface treatment via formation electrical test results .. 112
5.2 Printed local insulator via formation electrical test results ........... 115
6.1 Solvent combinations and dilutions of the ZIAO solution printed on
hydrophobic silicon dioxide substrates............................... 128
6.2 Solvent combinations and dilutions of the ZIAO solution printed on
slightly hydrophilic silicon dioxide substrates........................ 131
6.3 Sonoplot-induced insulator damage to a MIM capacitor test array ... 141
6.4 A comparison of contact angles for distilled water on silicon dioxide
substrates with/without AMD cleaning and as a function of UVO
treatment time ..................................................... 144NONTRADITIONAL AMORPHOUS OXIDE SEMICONDUCTOR
THIN-FILM TRANSISTOR FABRICATION
1. INTRODUCTION
The thin-ﬁlm transistor (TFT) has been in existence since 1961 when Weimer
ﬁrst fabricated a CdS channel layer transistor [1]. Amorphous silicon (a-Si) TFTs now
are the dominant TFT, present in nearly every active-matrix liquid crystal display
(AMLCD).
Other TFT technologies include organic semiconductors, polysilicon, zinc oxide,
and amorphous oxide semiconductors (AOS). This work focuses on AOS for several
key reasons: First, the amorphous nature of these materials allows for large area
uniformity and atomically smooth layers, which result in an easily manufacturable
process. Second, many of the metal-oxides in use are abundant, cheap, and non-toxic
(e.g., zinc oxide, and tin oxide). Third, compared to organic and a-Si TFTs, AOS
TFTs have carrier mobilities an order of magnitude higher (i.e.,  5   50 cm2/Vs),
albeit signiﬁcantly lower than that of polysilicon TFTs [2]. Fourth, TFT stability
utilizing AOS is proving to be better than the current industry leader, a-Si [3]. These
key advantages allow AOS technology to oﬀer a new approach to large-area, low-cost
electronics.
As substrate size increases process integration becomes increasingly diﬃcult.
Industry is moving towards the use of ﬂexible substrates for large-area low-cost elec-
tronics. Flexible substrates may provide relaxed constraints on substrate handling
and transportation, as well as oﬀering a route to reel-to-reel processing. However,
processing on a ﬂexible substrate is extremely challenging. Conventional photolithog-
raphy becomes nearly impossible as the substrate can distort. Also, many ﬂexible
substrates (e.g., plastics) reduce the maximum process temperature far below that of
common silicon processing techniques.2
To decrease the cost of the ﬁnal product there are three primary approaches.
One, decrease process complexity (e.g., reducing mask layers). Two, decrease process-
ing tool cost (e.g., avoid the use of high-vacuum systems). Three, decrease material
cost (i.e., use additive processing techniques and avoid costly materials).
The challenges of large-area, low-cost processing are numerous. Therefore, in
addition to AOS material development, process development and process integration
must be performed in parallel, all the while anticipating the future needs of large-area,
low-cost electronics.
The objective of this work is to explore non-traditional methods of fabricating
an AOS TFT, which includes not only the transistor itself, but also TFT passivation,
interlayer dielectrics, and metallization (i.e., interconnects and vias). The goal of
this endeavor is to functionalize TFTs fabricated using solution deposition of key
layers (i.e., metals, semiconductors, and insulators) in an additive fashion by spin
coating and printing processes. Design constraints include adaptable (i.e., maskless)
lithography, which leads to a process that can change to counter substrate ﬂex and
stress, therefore gaining ﬂexible substrate compatibility.
This thesis is organized as follows. Chapter 2 provides background information
including an overview of TFT operation and of previous work related to AOS circuits,
discrete devices, and AOS process integration for comparison to the work presented
in this thesis. Chapter 3 consists of a discussion of thin-ﬁlm processing methods used
for the fabrication of AOS circuits, including a section that discusses the the theory of
operation, use, and maintenance for the new piezoelectric printing tool known as the
SonoPlot, and device characterization methods. Chapter 4 contains an exploration
into AOS TFT passivation. Chapter 5 describes and discusses possible methods of
via formation for integrated circuit fabrication. Chapter 6 describes results obtained
with regard to the AOS TFT process integration developed in this work. Chapter 7
consists of a summary of the conclusions drawn from the experiments performed for
this thesis and recommendations for future work.3
2. LITERATURE REVIEW AND TECHNICAL BACKGROUND
This chapter ﬁrst explores previous reported work as it relates to amorphous
oxide semiconductor (AOS) thin-ﬁlm transistors (TFTs). Secondly, this chapter ex-
amines the Hewlett-Packard Company’s self-aligned imprint lithography (SAIL) sys-
tem for AOS TFT fabrication. Finally, SAIL is used as a motivating technology
to examine non-traditional (i.e., non-lithographic) means of creating a TFT fabri-
cation process, including TFT passivation, interlayer dielectrics, metallization (i.e.,
interconnects and vias), and channel layers.
2.1 Thin-Film Transistors
TFTs constitute a class of ﬁeld-eﬀect transistors in which the active chan-
nel layer, gate insulator, and metal contacts (gate, source, and drain) are deposited
as thin-ﬁlm layers. TFTs have been in development since their invention in 1930
[4, 5, 6, 7], while the use of transparent conducting oxide (TCO)-like materials for
a channel has been used since 1964 [8]. Transparent transistor versions (TTFTs)
have been in development since 1996, initially in the context of a ferroelectric tran-
sistor [9]. This ferroelectric device diﬀers greatly from the devices discussed herein in
that ferroelectric transistor channel layers are purposely doped to very high electron
concentrations (> 1018 cm−3), whereas the channel layers of TFTs and TTFTs in
this work are engineered to have a low carrier concentration (1016 cm−3) [2]. In-
organic AOS channel materials are often used in these TFTs with low channel layer
carrier concentrations. AOSs were originally proposed for TCO applications. The
ﬁrst TTFTs were fabricated using zinc oxide, which is a polycrystalline material.
These ZnO TTFTs were reported almost simultaneously (i.e., within a few months
of each other) by three diﬀerent research groups in 2003 - Oregon State University
[10], Minolta Co. [11], and DuPont Research and Development [12]. The following
subsections are focused on TFT structure, operation, and metrics.4
2.1.1 TFT Device Structures
There are four basic types of TFT structures, as shown in Fig. 2.1; stag-
gered top-gate, co-planar top-gate, staggered bottom-gate, and co-planar bottom-
gate. Staggered structures are so named because the source/drain contacts are placed
on the opposite side of the channel-insulator interface than the gate contact. Copla-
nar structures are so named because the source/drain and gate contacts are placed
on the same side of the channel-insulator interface. Each of these four structures has
speciﬁc advantages and disadvantages [13]. The staggered bottom-gate structure is
exclusively employed in this work.
(b)
(d)
(a)
(c)
Gate Source/
Drain
Insulator Channel Substrate
Figure 2.1: Four basic TFT structures: (a) staggered top-gate, (b) co-planar top-gate,
(c) staggered bottom-gate, and (d) co-planar bottom-gate.
2.1.2 TFT Device Operation
Figure 2.2 illustrates energy band diagrams for an n-type accumulation-mode
TFT under various gate bias conditions. Under ideal conditions, when no gate bias5
is applied, the bands are assumed to be at ﬂat-band, as shown in Fig. 2.2(a). When
a negative gate bias is applied, delocalized electrons in the channel are repelled from
the channel-insulator interface. This creates a region of positive charge referred to as
a depletion region (i.e., depleted of carriers, or electrons since this material is n-type).
Positive charge creates a positive (upward) bending of the conduction and valance
bands, as shown in Fig. 2.2(b). When a positive gate bias is applied, delocalized
electrons in the channel are attracted to the channel-insulator interface. This creates
a region of negative charge referred to as an accumulation region (i.e., accumulation
of carriers, or electrons since this material is n-type). The region of negative charge
creates a negative (downward) bending of the conduction and valance bands, as shown
in Fig. 2.2(c).
EC
EF
EV
Gate     Insulator     Semiconductor
(a) (b) (c)
Gate     Insulator     Semiconductor Gate     Insulator     Semiconductor
EC
EF
EV
EC
EF
EV
Figure 2.2: Energy band diagrams of a n-type accumulation-mode TFT. (a) Under
ideal conditions and no applied gate bias a condition of ﬂat-band occurs at VG = 0 V.
(b) Depletion of carriers resulting in upward band bending with negative gate bias,
VG < 0 V. (c) Accumulation of carriers resulting in downward band bending with
positive gate bias, VG > 0 V.
TFTs may be classiﬁed as enhancement-mode, requiring a positive gate-to-
source (VGS) bias to accumulate a channel and turn the device on, or depletion-mode,
requiring a negative VGS bias to deplete the channel and turn the device oﬀ. The6
required VGS to turn the device on/oﬀ is known as the turn-on voltage, VON, and
is controlled by the balance between free carriers and traps (i.e., electronic defects
which can hold or release carriers), and can be expressed by the discrete donor trap
model [2],
VON =
 q
CINS
(nco   pto); (2.1)
where nco is the equilibrium carrier concentration, pto is the equilibrium empty trap
concentration, q is the electronic charge, and CINS is the gate capacitance density.
Carrier generation in AOS is believed to be the result of oxygen vacancies within the
amorphous network [14]. Trap generation in AOS can be attributed to defects in the
channel material, and can be either bulk or surface/interface defects.
In addition, TFTs can operate in three regions: cut-oﬀ with no drain current
(ID) ﬂow, pre-saturation in which ID monotonically increases with increasing drain-
to-source voltage (VDS), and saturation where ID is ideally independent of VDS.
A more detailed description of TFT operation in terms of enhancement- depletion-
mode, turn-on voltage, threshold voltage, and regions of operation (including appro-
priate current modeling equations) can be found in Section 5.3.
2.2 Transparent Conducting Oxides
TCO’s are a class of materials which exhibit both high electrical conductivity
and optical transparency. Due to the band gap required for optical transparency, it
is usually considered that electrical conductivity and transparency are two properties
which are mutually exclusive [15]. To achieve this combination, the material must
have a band gap >3.1 eV, a carrier concentration of >1019 cm−3, and a mobility
>1 cm2V−1s−1 [2].
Table 2.1 is a summary of basic electrical properties of the three classic TCOs:
indium oxide, zinc oxide, and tin oxide [2]. Arguably the best TCO listed in Table 2.1
is indium oxide with the largest band gap, highest conductivity, and greatest mobil-7
Table 2.1: Electrical properties of common transparent conducting oxides (TCOs).
Conductivities reported are for best-case polycrystalline ﬁlms.
Material Bandgap Conductivity Electron concentration Mobility
(eV) (S cm
 1) (cm
 3) (cm
2V
 1)
In2O3 3.75 10,000 > 10
21 35
ZnO 3.35 8,000 > 10
21 20
SnO2 3.6 5,000 > 10
20 15
ity. However, indium is quite rare and expensive. Today, some countries have started
recycling programs to reclaim precious indium from discarded consumer products
[16]. The most common TCO used today is indium tin oxide (ITO). ITO is primarily
indium oxide mixed with a small amount of tin oxide (i.e., 10:1 In2O3:SnO ratio).
While considered a conductor, the resistivity of ITO is rather high, having a resis-
tance of RS = 70   100 Ω for the 15-30 nm thick ﬁlms [17]. This correlates to
approximately an order of magnitude lower conductivity than common metals used
in circuit fabrication like tungsten, aluminum, and copper [2].
TCOs can be credited as contributing to two important aspects of a TTFT.
First, as previously mentioned, the AOS materials family was originally proposed for
TCO applications. Second, TCOs are used in TTFTs for source, drain, and gate
contacts, as well as for interconnects. Due to the wide band gaps of suitable TTFT
gate insulators, this leaves only the substrate to consider in terms of transparency.
2.3 Transparent Amorphous Oxide Semiconductors
This section provides a brief overview of AOS and highlights the most important
information as it is related to this work [2].
Seven years before the ﬁrst report of a TTFT, Hosono et al. pointed out the
advantages of using AOS for TCOs [18, 19]. The amorphous nature of AOS makes
them attractive for manufacturing because of their low temperature processability,
surface smoothness, and lack of grain boundaries. This makes AOS an appropriate8
choice for large-area, low-cost, transparent, and possibly ﬂexible electronics applica-
tions. As Fig. 2.3 illustrates, AOS conduction band minima are derived from large
overlapping s-orbitals. The amount of atomic orbital overlap is directly related to
(b)
(d)
(a)
(c)
Figure 2.3: Atomic orbital overlap (shaded) for (a) crystalline covalent semiconduc-
tors, (b) crystalline oxide semiconductors with large, spherically-symmetrical orbital
radii, (c) amorphous covalent semiconductors, and (d) amorphous oxide semiconduc-
tors.
the carrier mobility within the material. The large s-orbitals, being spherical and
not requiring orientation to overlap, allow their amorphous structures to have carrier
mobilities of similar magnitudes as their polycrystalline counterparts. This is in con-9
trast to classic semiconductors (e.g., crystalline silicon) with covalent bonding and
sp-hybrid orbitals with precise orientation between bonds, as occurs with a crystalline
or poly-crystalline microstructure. This precise bond orientation is required in order
to obtain a suﬃcient degree of orbital overlap, leading to a high mobility. Also, note
that while the overlap between the crystalline and amorphous oxide semiconductors
in Fig. 2.3(b) and Fig. 2.3(d), respectively, is nearly identical, the “path” which
a carrier might take is less direct in the amorphous semiconductor. This increase
in path length gives rise to the slight decrease in mobility which can be observed
between crystalline, polycrystalline, and amorphous oxide semiconductors.
The use of metal oxides (as opposed to sulﬁdes, nitrides, etc.) oﬀers a naturally
thermodynamically stable material. Since oxygen reacts readily with a metal, and
nitrogen does not, AOSs are capable of being processed (e.g., annealed, stored, or
tested) in air [2].
Focusing on these constraints, i.e., metal oxides with large s-orbitals in an
amorphous structure, narrows the choice of possible constituent cations to a small
section of the periodic table, as shown in Fig. 2.4 [19]. Further reduction of these
choices can be made when cost, toxicity, and abundance is considered.
An AOS is obtained by selecting multi-component combinations of oxides from
the portion of the periodic table shown in Fig. 2.4. The use of multi-component
oxides allows an amorphous microstructure to be realized as a consequence of crystal
frustration.
After 2003, when transparent electronics made its entrance [10, 11, 12], AOS
research divided into two main camps; those using indium and gallium for perfor-
mance reasons, and those avoiding indium and gallium due to cost. While indium
and gallium are both expensive, these elements oﬀer electrical performance advan-
tages. It is believed that indium provides higher electron mobility, while gallium tends
to suppress electron carrier concentration allowing TFTs to have gate-bias controlled10
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Figure 2.4: Section of the periodic table appropriate for selecting AOS materials
showing those excluded for cost (ghosted dollar sign) and those excluded for toxicity
(ghosted skull/crossed bones). Additionally, indium and gallium are costly.
channel modulation. Indium gallium zinc oxide, IGZO, and indium gallium oxide,
IGO, are the two most commonly used AOSs [14, 20].
The use of multiple metals in an AOS oﬀers a unique methodology for con-
trolling the properties of the AOS. Contrary to conventional manufacturing wisdom
in which compositional simplicity is always preferred, AOS engineering via the use
of multi-component ternary, quaternary, or more complicated alloys oﬀers electrical
performance advantages which may outweigh disadvantages inherent in the use of
more compositionally complex materials.
2.4 Self-Aligned Imprint Lithography TFT Fabrication
In 2009 Tong et al. published their work on a novel fabrication technique
for ZTO TFTs using self-aligned imprint lithography (SAIL) [21]. The technique
is unique in that it is compatible with ﬂexible substrates and without the use of
photolithography.11
Figure 2.5 illustrates the beginning of the SAIL process, where all the layers
necessary for a bottom-gate TFT, including the gate metal, gate insulator, channel
semiconductor, and source/drain metal (in that order) are shown. Following the in-
organic thin-ﬁlms, a thick organic polymer ﬁlm is deposited and hot embossed with
a three dimensional stamp. The hot embossed structure resembles that of the ﬁnal
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Figure 2.5: Initial material stack for a TFT produced using the SAIL process.
TFT in all dimensions. The polymer layer could be thought of as the addition of ev-
ery masking layer at once, vertically stacked in the same order as the inorganic layers
below. Since all inorganic TFT layers are deposited sequentially, and without any
patterning, the interfaces remain pristine. Next, a reactive ion etch (RIE) is used to
etch all layers anisotropically except the bottom gate metal, using the embossed poly-
mer as a mask. Next, the gate metal is wet etched. The wet etch is important because
it allows for purposeful undercutting of the gate metal. Figure 2.6 shows how precise
undercutting is achieved by incorporating perforations into the source/drain area ex-
tensions, ultimately resulting in gate metal island separation. The gate metal island12
separation allows the gate electrode to be deﬁned and minimizes the gate-source/drain
parasitic overlap. Following the gate metal island separation, the polymer layer is
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Figure 2.6: Illustration of the perforations in the polymer mask that enable overetch-
ing during the gate metal wet etch to create metal islands. Of the islands, only the
center island is functional as the gate electrode and contact. The other two metal
islands remaining under the source/drain contacts are unused and not electrically
connected, therefore minimizing the gate-source/drain parasitic overlap.
ashed (i.e., exposed to an oxygen plasma) to remove just the top most portion of the
mask. This exposes a new pattern in which only the gate electrode contact area is
now exposed. The excess source/drain metal, channel material, and gate insulator
can now be removed from above the gate electrode contact area. Then, the polymer is
ashed again, exposing only the active region that deﬁnes the source/drain separation,
i.e., the TFT channel length. The excess source/drain metal is removed from this
area. Finally, the polymer is ashed and removed completely. Careful examination13
reveals that, under the remaining source/drain metal, excess channel material, gate
insulator, and gate metal remain, which have no eﬀect on the ﬁnal structure.
The SAIL process is extremely challenging in terms of etch selectivity. For
example, the gate metal wet etch must not etch the gate insulator, gate channel, or
source/drain metal. Furthermore, the initial dry etch of the inorganic layers must not
attack the organic polymer used as a mask. In addition, when the gate electrode is
exposed by removing all above inorganic layers, the gate metal must not be attacked.
Also, the polymer etching (i.e., ash) must not attack the channel material. Finally,
the source/drain metal etch must not attack the channel material. Some of the
complexities of etch selectivity can be resolved by using ZTO for the channel material.
The stoichiometry of the ZTO can be adjusted such that the ﬁlm is nearly impossible
to etch (1:1 Zn:Sn), or fairly easy to etch (2:1 Zn:Sn). Meanwhile, the stoichiometry
changes used to control ZTO etching seem to have a much lesser eﬀect on ZTO
electrical performance. Therefore, to an extent a speciﬁc ZTO channel layer can be
tuned to help solve a given etch selectivity issue [22].
The SAIL process is compatible with ﬂexible substrates and low temperature
processes. However, the SAIL process ends with discrete, unpassivated TFTs. For the
technology to become active and functional, the TFTs will need additional back-end
processing which includes TFT passivation, interlayer dielectrics (ILD), and metal-
lization (i.e., interconnects and vias). Therefore, the goal of functionalizing the SAIL
technology, including its temperature and lithography requirements, has served as a
motivation for this work.
2.4.1 Successful AOS Passivation Schemes
In 2005 Hong et al. published their results in which they passivated bottom-gate
ZTO TFTs using thermally evaporated silicon dioxide, calcium ﬂuoride, germanium
oxide, strontium ﬂuoride, and antimony oxide [23]. Hong et al. use the concepts of
oxygen chemisorption and physisorption to oﬀer an explanation of the eﬀects of the14
post-channel deposition annealing in air and the impact of the passivation layer. The
results suggest that the more porous the passivation layer, the better the electrical
performance of the TFT. This is supported by the fact that thermally evaporated
silicon dioxide is porus and of poor quality. Given that the passivation layer is actually
porus, the eﬀectiveness of the passivation layer to provide environmental protection
is in question. The work performed by Hong et al. is signiﬁcant because it is the ﬁrst
reported attempt at ZTO TFT passivation using an inorganic passivation layer.
In 2008 Son et al. reported using a plasma pretreatment on bottom-gate IGZO
TFTs prior to PECVD SiN or SiO2 passivation [24]. The plasma pretreatment was
performed using N2, NH3, and N2O. It was found that suppressing the ion bombard-
ment damage and oxygen supply to the IGZO back surface was critical during the
plasma pretreatment. Son et al. report that ion bombardment and hydrogen incor-
poration during the passivation layer deposition were minimized to control the IGZO
back surface conductivity.
Also in 2008, Park et al. reported passivating IGZO TFTs utilizing a N2O
plasma [25]. The N2O plasma is a treatment done post source/drain dry etching and
just prior to passivation by plasma-enhanced chemical vapor deposition (PECVD)
SiO2. Reportedly, the plasma treatment restores the TFT transfer curve post the
Mo source/drain etch by removing an indium-rich layer that is formed on the IGZO
channel during the soure/drain dry etch. Also, the plasma treatment reportedly has
the secondary purpose of heavily oxidizing the back surface of the IGZO layer prior
to PECVD SiO2 deposition, turning the IGZO somewhat insulating. Park et al.
believes that hydrogen incorporation during the PECVD SiO2 deposition restores
the IGZO electrical characteristics. This technique is almost identical to that of Son
et al. mentioned above [24]. Both Son et al. and Park et al. are aﬃliated with
Samsung Advanced Institute of Technology.
In 2009 G¨ orrn et al. reported encapsulating ZTO TFTs using atomic layer
deposition (ALD) Al2O3 [26]. G¨ orrn et al. identiﬁes the chemisorption and desorption15
of oxygen from the TFT channel back surface as “the most important physical process
governing the impact of surface passivation.” It was observed that the highly reactive
trimethyl aluminum (TMA) precursor used in ALD Al2O3 produced a strong reaction,
desorbing oxygen from the ZTO back surface. Therefore, G¨ orrn et al. proposes a two
step encapsulation process using two diﬀerently optimized ALD Al2O3 layers. The
ﬁrst layer is optimized to control the absorbed oxygen on the ZTO surface, and the
second layer provides the full passivation encapsulation.
In 2009 Park et al. successfully fabricated top-gate ZTO TFTs using an Al2O3
gate dielectric [27]. An Al2O3 protection layer is deposited prior to channel patterning
and gate dielectric deposition. The thin protection layer was used to protect the ZTO
channel layer from the basic photoresist developer and photoresist stripper solutions.
The 9 nm thick protection layer was deposited using plasma-enhanced atomic layer
deposition (PEALD) and optimized to avoid causing the ZTO channel layer to become
conductive. Water was chosen as the PEALD oxygen-containing precursor over an O2
plasma due to plasma damage. Post patterning of the channel layer and protection
layer, a second ALD deposited Al2O3 layer serves as the gate dielectric.
Cho et al. reported on several inorganic and organic materials that they used for
passivation of bottom-gate IGZO TFTs in 2009 [28]. Inorganic passivation materials
used were Al2O3 and Ga2O3. The organic passivation materials used were poly p-
vinyl phenol (PCP), parylene, and photoresist. All inorganically passivated IGZO
TFTs exhibited a signiﬁcant negative shift of the turn-on and threshold voltages of
-10 to -20 V. Organically passivated IGZO TFTs also exhibited a negative shift of
the turn-on and threshold voltages, although less than the inorganically passivated
devices, at 0 to -5 V. Devices were left to age 90 days in air and repeat electrical
measurements were made. The TFTs passivated with photoresist exhibited the least
amount of transfer curve shifting. The photresist passivated devices also showed the
least amount of transfer curve shifting due to positive gate bias stress. Due to the
negative shifting of the TFT transfer curves during the passivation process when16
using inorganic passivation materials, Cho et al. concluded that organic passivation
of IGZO TFTs was the most appropriate. They attributed the negative shift to
an increase in the so-called ”back-channel” current that they attributed to surface
damage of the back-side of the IGZO channel layer.
Also in 2009, Son et al. reported the use of N2O plasma pretreatment on the
channel layers of bottom-gate IGZO TFTs prior to passivation with plasma enhanced
chemical vapor deposition (PECVD) SiO2 [29]. They state that the N2O plasma
treatment acts to suppress the back-channel current by adsorbing additional oxygen
to the back surface of the TFT channel. Thus a balance is struck between the oxidizing
eﬀects of the N2O plasma, and the reducing eﬀects of the PECVD SiO2 process in
terms of the absorbed oxygen on the back surface of the TFT channel.
In 2011, Nomura et al. reported that using pulsed laser deposition (PLD) Y2O3
as the passivation layer to bottom-gate IGZO TFTs greatly improved their stability
when exposed to negative bias light illumination stress and constant current stress
[30]. This improvement was believed to be due to a reduction in the number of
oxygen vacancy induced defects, therefore reducing the subgap defects thought to be
responsible for AOS TFT instabilities.
2.5 Printed and Solution-Based Electronics
In early 2007 Berggren et al. published a persuasive article claiming that or-
ganic electronic materials were the future for printed electronics [31]. The article
attempts to provoke the reader into advance organic electronic research beyond the
device stage and directly into large scale fabrication in order to take advantage of
printing technology. In this way, the article is successful in pointing out the key
advantages of printing technology for electronics fabrication, e.g., high throughput
reel-to-reel processing.
Berggren et al. suggest several novel and interesting device structures that
are suggested speciﬁcally to drive down the cost of manufacturing while increasing17
the organic active material functionality. One such device architecture is the use of
a single common electroactive organic material across a substrate to be used in a
multitude of devices, i.e., transistor channel material, solar cell absorber, display
cell illumination, high-frequency rectiﬁer, and batteries. His argument is that if
organic electronics research shifts its focus towards large-area, low-cost manufacturing
solutions then the technology will become increasing attractive and distinguish itself
from competing inorganic technologies.
In the time since Berggren et al.’s 2007 publication, inorganic electronic materi-
als have become increasingly more attractive compared to their organic competition
[32]. Nevertheless, Berggren et al.’s novel approach to large-area, low-cost manu-
facturing is intriguing and should be revisited in the context of modern inorganic
materials, i.e., amorphous oxide electronics.
2.5.1 Metals
In 2010 Perelaer et al. presented a summary of previous work in the ﬁeld of
printed electronics [33]. Speciﬁcally, Perelaer et al. examined the use of metal- and
metal oxide-containing inks for use as contacts and interconnects. In terms of metallic
inks, Perelaer et al. divides such inks into two categories. First, nanoparticle (NP) ink
in which the ink is a suspension of nanoparticles. Second, metalorganic decomposition
(MOD) ink, an example of which is “a silver salt dissolved in a suitable solvent.” MOD
inks can prevent print nozzle clogging and do not require colloidal stabilizers as they
are solutions. NP inks typically have higher particle loading and have been reported
as having lower contact resistances.
According to Perelaer et al., selection of metals suitable for metallic inks is
focused on low bulk resistivity metals, namely gold, silver, and copper. Gold is pro-
hibitively expensive and copper nanoparticles spontaneously oxidize in air. Therefore,
silver is the popular choice for metallic inks. However, research into encapsulated cop-
per nanoparticles appears promising in order to create air-stable copper inks.18
Perelaer et al. reports that both NP and MOD inks require post-deposition
application of heat, either to decompose the organic stabilizer at lower temperatures
followed by sintering the nanoparticles at higher temperatures (NP inks), or to pre-
cipitate the metal and drive oﬀ the organic solvents (MOD inks). Selective sintering
techniques for NP inks have been explored to protect temperature-sensitive substrates
(i.e., plastics). Selective sintering techniques include argon ion lasers, microwave ra-
diation, low-pressure argon plasma, ultra-violet radiation, high-temperature plasma,
photonic curing, and pulsed electric current. Room-temperature sintering using an
NP silver ink has been reported by exposing the printed features to HCl vapors,
neutralizing the NP ink stabilizer which causes the nanoparticles to sinter together.
2.5.2 Insulators
In 2007 Anderson et al. reported fabricating solution-processed inorganic thin-
ﬁlm dielectrics and nanolaminates [34]. The dielectrics were Hf and Zr oxide sulfates,
called HafSOx and ZircSOx. These materials were synthesized without any organic
additives. The precursor solutions for the SOx ﬁlm used combinations of HfOCl2(aq)
or ZrOCl2(aq) and H2SO4. Thin ﬁlms are created through by spin-coating and a
controlled precipitation of the precursor by direct heating (i.e., hotplate). The spin-
coated thin ﬁlms were very smooth, and remained amorphous up to 700 ◦C. Due
to the temperature stability of La2O2SO4, additional ﬁlms incorporating La into
HafSOx were also fabricated and tested. To demonstrate functional dielectric usage,
TFTs were successfully fabricated using sputtered ZIO as the channel material, and
spin-coated HafSOx:La as the gate dielectric. This was a signiﬁcant leap forward
for solution-processed dielectrics in that a fully inorganic high-performance dielectric
could now be synthesized using simple bench-top chemistry methods and equipment.
Also in 2007, Meyers et al. reported fabricating a solution-processed thin-
ﬁlm dielectric using aluminum oxide phosphate (AlPO) [35].The AlPO precursor was
prepared by dissolving Al(OH)3 in HCl or HNO3 and H3PO4. This results in a com-19
pletely inorganic synthesis, also possible with simple bench-top chemistry methods
and equipment. Similar to Anderson et al. [34], La incorporation was also investi-
gated. For electrical testing, metal-insulator-metal capacitor structures (MIM) and
staggered, bottom-gate ZnO TFTs were fabricated using AlPO as the insulator. The
AlPO thin ﬁlms are amorphous, atomically smooth, exhibit excellent uniformity, and
are thermally stable to 1000 ◦C.
In 2011 Alemayehu et al. reported on the use of aluminum oxide phosphate
(AlPO) and hafnium oxide sulfate (HafSOx) layers to create sub-micron nanolami-
nated dielectric thin ﬁlms [36]. The use of nanolaminates created a tunable dielectric
stack between the higher-k dielectric, HafSOx, and the lower-k dielectric, AlPO. This
work demonstrates the ﬂexibility of these solution-deposition dielectrics. These di-
electrics are deposited with incredible precision in terms of uniformity and thickness
control.
2.5.3 Semiconductors and devices
In 2008 Choi et al. reported fabricating transparent TFTs (TTFTs) using
solution-processed indium zinc oxide (IZO) as the channel material [37]. The IZO thin
ﬁlms were prepared by dissolving 0.1 M of zinc acetate dihydrate [Zn(OAc)22H2O]
and 0.1 M of indium acetate [In(OAc)3] in 2-methoxyethanol at 50 ◦C. The TFTs were
not transparent as they were fabricated using oxidized p-type silicon substrates as the
gate and gate dielectric. The source/drain electrodes were also non-transparent alu-
minum, deposited using thermally evaporation and patterned using a shadow mask.
To measure the transmittance spectrum of the spin-coated IZO thin ﬁlms, 10 nm of
IZO was blanket deposited onto quartz substrates. The thin ﬁlms showed just over
90% transmittance is the visible spectrum region (400-700 nm). Fabricated tran-
sistors showed well behaved transfer and output curves with a turn-on voltage of
  21 V. However, no return sweep was recorded, so no measure of hysteresis was
provided. Subthreshold slope was also poor at 1.47 V/decade.20
Also in 2008, Seo et al. reported fabricating TFTs using solution-processed
ZTO [38]. The ZTO precursor was prepared by dissolving zinc acetate and tinchloride
in 2-methoxyethanol. For stability the precursors were chelated with acetylacetone.
Heavily doped p+ silicon wafers were used as the bottom gate. 100 nm of thermally
grown SiO2 was the gate insulator. The ZTO solution is then spin-coated onto the
substrate and annealed at 400 or 500 ◦C in air for 1 hour. Al Source/drain electrodes
are thermally evaporated through a shadow mask. The ZTO channel layer was not
patterned, therefore some peripheral current may exist, leading to an overestimation
of the mobility. The ZTO TFT annealed at 400 ◦C reportedly has a saturation mo-
bility of 2.49 cm2V−1s−1 and a threshold voltage of 5.93 V. The ZTO TFT annealed
at 500 ◦C reportedly has a saturation mobility of 14.11 cm2V−1s−1 and a thresh-
old voltage of 1.71 V. No return sweeps were provided for any electrical tests, so no
measure of hysteresis is possible.
In 2008 Meyers et al. reported using an aqueous inorganic ZnO ink to fabri-
cate TFTs [39]. The ZnO precursor was spin coated, or ink-jet printed to create the
TFT channel layer. In addition, the ZnO semiconductor, processed at 150 ◦C, was
integrated with solution-deposited aluminum oxide phosphate (AlPO) [35] dielectrics
to create transistors. The ZnO precursor was prepared by dissolving Zn(NO3)26H2O
in distilled H2O to a total concentration of 0.5 M Zn. Then NaOH was added drop-
wise with vigorous stirring to 15 mL of this solution over a 5 minute time period.
A hydroxide slurry resulted, and was subsequently centrifuged and the supernatant
removed. The precipitate was suspended in 20 mL H2O and agitated. This was fol-
lowed by an additional four centrifugation and wash cycles. Finally, the precipitate
was dissolved in 50 mL of 6.6 M NH3(aq). Final Zn concentration of the precursor was
0.14 M. For device fabrication, p-type Si was used as the substrate and gate contact.
AlPO was spin coated to a thickness of 60 nm onto the Si substrate and annealed at
500 ◦C for 1 hour in air. ZnO semiconductor was spin coated or ink-jet printed to
a thickness of 15-40 nm and then annealed at 150 ◦C. Finally, source/drain contacts21
were then deposited by thermally evaporating Al through a shadow mask. Unlike
an organic sol-gel process, the reported inorganic ZnO precursor does not require ex-
treme activation and diﬀusion energies to condense and dehydrate. Furthermore, the
precursor was designed to take advantage of key Zn chemistry properties, allowing for
an extremely pure precursor which can be processed (i.e., condensed and dehydrated)
at low temperatures.
In 2009 Park et al. reported fabricating coplanar, bottom-gate TFTs using
solution-processed IGZO as the channel material and solution-processed Ag nanopar-
ticles as the source/drain electrodes [40]. Oxidized silicon wafers were used as the
bottom gate and gate dielectric. Patterning for the source/drain electrodes was ac-
complished by selectively creating hydrophilic regions on the SiO2 surface and dip
coating the substrate in the Ag solution. The hydrophilic regions were created by deep
ultra-violet (DUV) exposure through a shadow mask after an octadecyltrichlorosilane
(OTS) was prepared on the SiO2 surface. The Ag solution was Ag nanoparticles dis-
persed in ethylene glycol and ethanol. Similarly, DUV exposure and dip coating was
also used for the IGZO semiconductor selective deposition. The selective deposition
by dip coating uses a minimum of material, did not require any photoresist, and did
not require etching. Therefore, the process is considered additive. Electrical test-
ing revealed that the solution-processed TFTs had a very negative turn-on voltage,
near -30 V. A second set of TFTs were fabricated using a staggered structure and Al
source/drain electrodes. This second set of TFTs had a turn-on voltage near -5 V. It
was observed by Auger spectroscopy (AES) that the TFTs using solution-processed
Ag source/drain contacts had Ag+ ion concentration in the IGZO channel. It was
assumed that the Ag+ ions diﬀused into the IGZO during the channel anneal and
were responsible for the negative shift of the turn-on voltage.
Also in 2009, Song et al. reported “invisible all-oxide TFTs” using solution-
processed spin-coated ZTO as the channel material and ink-jet printed ZIO as the
source/drain electrodes [41]. Fabrication was performed using glass as the substrate.22
A blanket layer of ITO and 300 nm of SiO2 were used as the gate and gate insulator,
respectively. The ZTO channel was deposited by spin coating to a thickness of 60
nm, dried at 100 ◦C for 120 seconds to evaporate the solvent, and then annealed
at 500 ◦C for 1 hour in air. ZIO source/drain contacts were ink-jet printed and
annealed at 600 ◦C for 30 minutes. The source/drain contacts were 100 nm thick
after annealing. The ZTO solution was synthesized by a sol-gel process using zinc
acetate dihydrate and tin acetate dissolved in 2-methoxyethanol. The ZIO solution
was synthesized similarly from zinc acetate dihydrate and indium nitrate hydrate
dissolved in 2-methoxyethanol. The fabricated TFTs exhibited ﬁeld-eﬀect mobilities
of 1.02 cm2V−1s−1, drain current on-to-oﬀ ratio of  107, a threshold voltage of 5.69
V, and subthreshold swing of 0.52 V/decade. Song et al. claims that these devices are
comparable to vacuum-deposited ZTO TFTs; however, the reported mobility is an
order of magnitude lower than vacuum-deposited ZTO TFTs reported at that time.
In 2010 Kim et al. reported fabricating staggered, bottom-gate TFTs using
solution-processed zinc indium tin oxide (ZITO) as the channel material and an or-
ganic self-assembled nanodielectric (SAND) as the gate insulator [42]. The ZITO
precursor was prepared by dissolving zinc acetate dihydrate (98%), indium chloride
(98%), and tin chloride pentahydrate (99.9%) in various Zn2+:In3+:Sn4+ molar ratios
in 2-methoxyethanol (99%). Ethanolamine (99%) was used as a stabilizing agent,
mixed in a 1:1 molar ratio with the metal concentration. Solution processing oﬀered
simple tunability of the channel material stoichiometry. Kim et al. chose ZnIn4Sn4O15
as the optimized stoichiometry out of at least nine diﬀerent stoichiometries tested.
TFT fabrication was performed using n-type silicon as the gate and 300 nm thermally
grown silicon dioxide as the gate dielectric, as well as bare n-type silicon as the gate
and SAND of unreported thickness as the gate dielectric. Channel layers were spin-
coated to a thickness of 10-30 nm depending on process conditions. Source and drain
electrodes were fabricated by evaporating Au through a shadow mask. Final results
of the fully patterned (i.e., patterned channel to avoid mobility overestimation from23
peripheral currents) TFTs using SAND as the gate dielectric show transistors with a
turn-on voltage near zero, eﬀective mobility of 79 cm2V−1s−1, drain current on-to-oﬀ
ratio of  105, and minimal hysteresis. However, the TFTs suﬀer from gate leakage
that tracks along with the drain current for the transfer curves (i.e., drain current
versus gate voltage plot). Also, many of the output curves (i.e., drain current versus
drain voltage) show curves that do not converge at the origin, suggesting severe gate
leakage. Also, it is unclear why Kim et al. chose n-type silicon and Au as the con-
tact metal for n-type TFTs. The n-type silicon, while heavily doped, can decrease
the gate capacitance with positive gate biases due to a series depletion capacitance
created within the silicon. Au is a high work function metal that does not provide an
ohmic contact to strongly n-type semiconductors, such as amorphous metal oxides.
In 2010 Lee et al. reported fabricating staggered bottom-gate TFTs using
solution-deposited ZTO as the channel layer, and solution-deposited ZrO2 as the
gate dielectric [43]. The gate electrodes were recessed into etched trenches in the
glass substrates, allowing the TFT structure to be planar. The gate electrode metals
(25 ˙ A Ti / 400 ˙ A AuPd) were deposited by e-beam evaporation and dry etched.
The ZrO2 as the gate dielectric was synthesized by dissolving zirconium chloride
and zirconium isopropoxide isopropanol complex powders in 2-methoxyethanol. The
dielectric solution was spin-coated, subsequently baked at 80 ◦C for 10 minutes in a
N2 dry box for residual solvent removal, and baked again at 500 ◦C for 1 hour in air
for ﬁnal annealing. The dielectric process of spinning and baking was repeated until a
ZrO2 thickness of 90 nm was reached. The ZTO channel precursor was synthesized
by dissolving zinc chloride and tin chloride powders in acetonitrile. Post spin-coating
anneal was performed at 500 ◦C for 1 hour in air. Channel layer thickness was 30
nm. The source and drain electrodes are 40 nm of thermally evaporated aluminum
that are pattered by a lift-oﬀ process which is self-aligned to the gate electrode by a
backside exposure.24
In 2011 Wolﬀ et al. reported on enhancement-load inverters fabricated with
solution-processed ZnO thin-ﬁlm transistors [44]. A 180 nm thick layer of spin-coated
poly(4-vinylphenol) (PVP) is used as the gate dielectric. A spin-coated solution of
ZnO nanoparticles in an aqueous suspension creates the semiconductor, or channel
layer, in the staggered bottom-gate TFTs. Fully processed channel layer thickness
measured 300-350 nm. Maximum processing temperature was 200 ◦C, making this
process compatible with plastic substrates.
Also in 2011, Han et al. reported fabricating low-temperature solution-processed
TFTs using a spin-coated In2O3 semiconductor [45]. The In2O3 precursor was pre-
pared by dissolving InCl3 in acetonitrile. Ethylene glycol is added to control the ﬁlm’s
uniformity and thickness. The In2O3 thin ﬁlms were annealed at various tempera-
tures from 200 to 600 ◦C. Atmospheric condition during the anneal was either air
or O2/O3. Low-temperature annealing, i.e., <250 ◦C, was found to produce better
results when the O2/O3 ambient was used. The In2O3 precursor was spin-coated onto
oxidized silicon substrates functioning as the gate and gate insulator. The In2O3 ﬁlms
were then annealed and subsequently patterned. Finally, Al source/drain contacts
were deposited by thermal evaporation and patterned by shadow mask.25
3. EXPERIMENTAL TECHNIQUES
This chapter reviews diﬀerent methods of thin-ﬁlm processing used in this work,
including thin-ﬁlm deposition and patterning [46]. This chapter also includes a section
that discusses the the theory of operation, use, and maintenance for the new piezo-
electric printing tool known as a SonoPlot. Additionally, device and characterization
and circuit design considerations are discussed.
3.1 Physical Vapor Deposition
Physical vapor deposition (PVD) refers to a wide variety of thin-ﬁlm deposition
techniques which physically convert a solid or liquid source into its vapor phase. The
vapor is then transported across a region of reduced pressure, often created in a
vacuum chamber, from the source to the substrate. The vapor then condenses onto the
surface of the substrate (and the surrounding vacuum chamber) [46]. Two common
PVD methods used in this work are radio frequency (RF) magnetron sputtering and
thermal evaporation.
3.1.1 Radio-Frequency Sputtering
Sputter deposition is a common method for thin ﬁlm deposition and is often
preferred over other PVD techniques (e.g., thermal evaporation, Section 3.1.2). Sev-
eral reasons exist for this preference for sputtering including good uniformity over
large area, precise ﬁlm thickness control, both room temperature and heated depo-
sition capability, and ease of multicomponent thin ﬁlm deposition due to excellent
control of ﬁlm stoichiometry [46].
Several types of sputtering exist, including RF magnetron sputtering, which is
used in this work exclusively. RF sputtering is used because of diﬃculties inherent
in DC sputtering using an insulating target. While DC reactive sputtering with a26
metal target was also explored, ultimately RF sputtering proved to be superior for
this work.
Figure 3.1 depicts RF sputter deposition and shows how sputtering is the ejec-
tion of atoms or molecules from a target surface when it is struck by accelerated
positive ions. The ejected particles create a plume of material which deposits onto
the substrate. Ions (both positive and negative) are created via an RF-generated
plasma (glow discharge) and are accelerated due to a DC bias which is created by a
phenomenon known as “self-bias”, in which lighter electrons are more rapidly acceler-
ated to the electrode (target) surface during the positive portion of the RF AC input
voltage than are heavier ions during the negative portion of the RF AC input voltage.
After several RF AC cycles, a negative potential builds up at the target. This creates
a strong attraction for positive ions, resulting in their acceleration towards the target
[46], [47]. In this work, both argon and oxygen are used as sputter gases. Argon
serves as the heavy, nonreactive positive ion for sputtering. Oxygen is introduced to
more precisely control the ﬁlm stoichiometry. The presence of oxygen can result in
“negative ion resputtering”, in which the negative ions (e.g., oxygen or ﬂuorine) are
accelerated towards the substrate instead of the target. This reactive oxygen bom-
bardment of the target can lead to nonuniformity and substrate resputtering problems
[47].
Magnetron sources increase the percentage of electrons that cause ionizing col-
lisions, thereby sustaining the glow discharge, by utilizing a magnetic ﬁeld to conﬁne
electrons near to the target surface. In addition, the magnetic ﬁeld can also be
customized to promote more uniform utilization of the target and, therefore, larger
targets. Also, a magnetic ﬁeld helps to sustain a glow discharge at a lower pressure
[46].27
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Figure 3.1: A schematic illustrating basic aspects of RF sputtering.
3.1.2 Thermal Evaporation
Thermal evaporation is a PVD method by which thermal energy is used to
create the physical vapor of the source material. Figure 3.2 illustrates a typical
thermal evaporation tool layout. The source material is placed within a boat or
ﬁlament which is resistively heated by current ﬂow through it. The source material
either melts and subsequently evaporates, or sublimates (i.e., goes directly from the
solid phase to the gas phase). The vapor then condenses onto the substrate, which is
usually placed directly above the source.28
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Figure 3.2: Schematic of a thermal evaporator showing the evaporation source and
substrate placement.
3.2 Chemical Vapor Deposition
Chemical vapor deposition (CVD) involves a wide variety of thin-ﬁlm deposition
techniques in which a gas or liquid source is used to grow a thin ﬁlm. Two methods
used in this work are plasma-enhanced chemical vapor deposition (PECVD) and
atomic layer deposition (ALD).
3.2.1 Plasma-Enhanced Chemical Vapor Deposition
Plasma-enhanced chemical vapor deposition (PECVD) uses a radio-frequency
induced plasma to increase the reactivity of the ﬂuid sources commonly used in CVD.
Classically, a high temperature (> 400 ◦C) is used to drive a chemical reaction.
PECVD is attractive in that the substrate temperature can be reduced (250 400 ◦C)
while maintaining a moderate deposition rate. In this work, PECVD of SiO2 layers are
accomplished within a Semi-Group cold-wall, parallel-plate reactor, in which only the29
lower platen (grounded) is heated and the gas sources are emitted from a shower-head
RF cathode, as shown in Fig. 3.3. This local heating helps to reduce unwanted depo-
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Figure 3.3: Schematic of a PECVD reactor showing the heated lower platen, cold-wall
chamber (water cooled), and gas showerhead RF cathode.
sition within the chamber and, in turn, reduces the required frequency for cleaning
and maintenance. While only the lower platen on which the substrate lays is heated,
the chamber walls may still be inadvertently warmed, resulting in some deposition
occurring away from the lower platen. However, due to the lower temperature of30
the chamber walls, this deposition is more porous and less adhesive. Therefore, it
contributes to particle contamination within the deposited thin ﬁlm [46].
3.3 Photolithography
Photolithography is a process whereby a speciﬁc pattern is transferred into a
thin-ﬁlm layer of a photosensitive polymer (photoresist) by the use of high intensity
short-wavelength light (exposure) and selective wet etching (development). The resist
then serves as a mask, either protecting underlying layers from etching, or as the
release layer in a technique known as lift-oﬀ (described in Section 3.5).
The speciﬁc process, shown in Fig. 3.4, is to ﬁrst spin coat the substrate with the
photoresist, followed by an initial bake. Second, the resist is preferentially exposed to
UV light through a photomask. Third, the photoresist is preferentially removed with
Micro Posit 351 developer (i.e., positive resist exposed to light is removed). The sub-
strate is then again baked. Finally, the underlying material is etched (wet or dry, as
described in Section 3.4) and the photoresist is removed altogether. The photoresist
bake times are of variable duration depending on the environmental temperature and
humidity. A hotplate temperature of 85 ◦C is used to avoid excessive dehydration,
shrinking, and cracking of the resist. In addition, the use of hexamethyldisilazane
(HMDS) as a primer to promote photoresist adhesion greatly reduces mask under-
cutting during the etch step. HMDS also aids in a lift-oﬀ process, providing stability
through better adhesion for long, narrow photoresist lines (e.g., TFT length deﬁnition
in the source/drain layer). The speciﬁc HMDS product used is MCC Primer 80/20
(20% HMDS and 80% PM Acetate) and is purchased from MicroChem [48].
3.4 Etching
Etching is a subtractive process in which the substrate is completely covered by
a thin-ﬁlm layer which later is selectively removed [49]. Photolithography is usually
used to create a mask which protects regions of the underlying layer from being31
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Figure 3.4: Flowchart depicting the photolithography process used in this work utiliz-
ing a Microposit S1818 positive photoresist and a Suss MJB3 aligner. (a) Spin coat
photoresist and bake. (b) UV exposure. (c) Development and bake. (d) Material
etch and photoresist removal.
etched. The two main methods of etching are wet etching (i.e., an aqueous acid/base
mixture) and dry etching (i.e., reactive ion etching). Two of the most important
aspects of the etching process are selectivity and isotropy. These factors typically
determine which method is used for a given process step.
3.4.1 Selectivity
Diﬀerent materials etch at diﬀerent rates, depending on the etching method
used. Selectivity refers to the relative etching rate of the targeted material layer, the32
mask above, and the material layer below [46]. Figure 3.5(a) is an example of good
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Figure 3.5: Examples of the limiting cases of etch selectivity showing (a) good selec-
tivity, where only the targeted material is etched, (b) poor selectivity, due to mask
etching and degradation, and (c) poor selectivity, due to the underlying layers being
partially or fully etched.
selectivity where only the targeted material is etched. Figure 3.5(b) is an example of
poor selectivity, when the etch is uncontrollable due to mask etching. Such a result
is also possible when there is poor adhesion between the photoresist mask and the33
targeted etch layer (see Section 3.3 and the use of HMDS). Figure 3.5(c) is an example
of poor selectivity, when the etch is not controlled due to the underlying layers being
partially or fully etched. This is extremely undesirable because the underlying layers
cannot be repaired or replaced. In this case, pealing or ﬂaking of the above layers is
likely to occur.
3.4.2 Isotropy
During an etch, the targeted material may etch both vertically, as desired, and
horizontally, under the mask. Figure 3.6 illustrates the two extremes, being (a) equal
vertical and horizontal etching (i.e., completely isotropic), and (b) zero horizontal
etching (i.e., completely anisotropic). Isotropy is a measure of how vertical the etch
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Figure 3.6: Examples of the two extremes of etching isotropy. (a) Completely
isotropic, in which the horizontal and vertical etch rates are equal. (b) Completely
anisotropic, in which the horizontal etch rate is zero.
process is and is mathematically deﬁned by,
A = 1   LR; (3.1)34
where A is the degree of anisotropy, and LR is the lateral etch ratio deﬁned by,
LR =
Horizontal Etch Rate of Material
Vertical Etch Rate of Material
: (3.2)
Therefore, the degree of anisotropy, A, can vary between zero and one. If A = 0,
then the etch is completely isotropic such that the horizontal and vertical etch rates
are equal, as shown in Fig. 3.6(a). If A = 1, then the etch is completely anisotropic
such that the horizontal etch rate is zero, as shown in Fig. 3.6(b) [46].
Figure 3.7 illustrates how extended isotropic overetching also results in vertical
sidewalls. However, overetching is not desired as the amount of mask undercutting
results in smaller feature sizes than desired. In general, it has been found that step
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Figure 3.7: Isotropic overetching versus time. h is the ﬁlm thickness and x is the
horizontal overetch distance. Note that overetching results in a more vertical sidewall
proﬁle, but at a cost of mask undercutting. Therefore, overetching unintentionally
leads to smaller features.
coverage can be an issue with thin-ﬁlm deposition (i.e., RF sputtering) [46]. There-
fore, subsequent layers over a step created from etching may beneﬁt from isotropic
etching with non-vertical sidewalls. For example, the  45 ◦ sidewalls created during
a wet etch of an ITO bottom-gate structure allows for better sidewall coverage of the35
subsequently deposited dielectric compared to the vertical sidewalls associated with
a dry etch of the ITO.
3.4.3 Wet Etching
Wet etching is an isotropic etch method which utilizes an aqueous etch solu-
tion. In this work, strong acidic solutions of hydrochloric (HCl) and hydroﬂuoric
(HF) acids are used. HCl is used for etching AOS layers utilizing a 2:1 H2O:HCl so-
lution for etching 2:1 ZTO, a 5:1 H2O:HCl solution for etching 1:1 IGO, and a 200:1
H2O:HCl solution for etching 2:1 ZIO. For producing enhancement-depletion-mode
circuits where both ZIO and ZTO AOS are used, the ZIO etches extremely quickly
compared to ZTO in the same etch solution. Therefore, for good selectivity the ZTO
layer is deposited and etched before the ZIO layer. This ensures that the ZTO layer
remains during the ZIO etch. Also, it has been observed that annealed AOS layers
etch more slowly than un-annealed layers (approximately four to ﬁve times slower for
2:1 ZTO). Thus, a two-channel circuit structure utilizing ZTO for both AOS channel
layers is still possible. This can be accomplished by annealing the ﬁrst AOS channel
layer to increase its etch resistance and etching the unannealed second AOS channel
layer.
A buﬀered HF solution (i.e., HF + NH3F) is used for etching the SiO2 dielec-
tric layer. Special care should be taken whenever HF is used. HF readily penetrates
the skin and is attracted to calcium within the human body (i.e., bones and ner-
vous system!). HF exposure can produce deep and severe burns that are often not
detected until the damage has been done [49]. Often the pain of the burn is not
sensed on the skin, but only with the deep internal burns. Severe exposure to HF
(i.e., 50% or stronger solution hydroﬂuoric acid to 1% or more body surface area)
can cause systemic ﬂuoride ion poisoning which may lead to hypocalcemia (i.e., de-
creased calcium levels which may cause a break down in normal cell function, neural
transmission, membrane stability, bone structure, blood coagulation, and intracel-36
lular signaling) [50], hyperkalemia (i.e., increased potassium levels which may cause
cardiac arrhythmias) [51], hypomagnesemia (i.e., decreased magnesium levels which
may cause neuromuscular irritability, CNS hyperexcitability, and cardiac arrhyth-
mias) [52], and sudden death [53].
3.4.4 Reactive Ion Etching
Reactive ion etching (RIE), a type of dry etching, is a anisotropic etch method
which simultaneously utilizes chemical and physical eﬀects to accomplish anisotropic
etching. Gas mixtures are carefully chosen to be speciﬁc to the target layer and
therefore often provide excellent selectivity. As shown in Fig. 3.8, physical etching
(i.e., sputtering as discussed in Section 3.1.1) is performed with a non-reactive heavy
ion (usually argon) while the chemical etch is speciﬁc to the ﬁlm being etched. Note
that the chamber layout is similar to that of a PECVD reactor but that the RF
cathode and anode have been switched.
The two etch mechanisms (physical and chemical) must be carefully balanced
and performed together. A consequence of this synergy is that during chemical etching
new surface compounds are created (e.g., polymer or diamond like carbon buildup
with the use of methane). Then, the newly formed layers are removed via physical
etching (i.e, argon ion milling) so that the chemical etching can continue. The etch
rate must be carefully maintained through balancing of the gas mixture. For example,
when etching ZTO, if the mixture is too methane rich, then the polymer buildup
dominates and etching ceases. In contrast, if too little methane is used, then the etch
relies only on the physical etching of the argon which has poor selectivity, resulting in
a degraded photoresist mask. An optimal mixture has just enough argon to remove
the polymer buildup created by the methane, allowing the chemical etch to continue
[47].37
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Figure 3.8: Schematic of a reactive ion etch (RIE) reactor showing gas showerhead
RF anode, and lower platen RF cathode. The inset shows simultaneous reactive gas
chemical etching and physical etching (sputtering or ion milling) of the target layer.
3.5 Lift-oﬀ Patterning
The lift-oﬀ patterning technique shown in Fig. 3.9 is an additive process in
which the photoresist mask is deposited and patterned ﬁrst, followed by a thin-ﬁlm
layer of the desired material. The photoresist is then dissolved by a solvent (i.e.,
acetone) while any material deposited directly on top of the photoresist is also “lifted”38
away. The lift-oﬀ process only works well if the thin-ﬁlm layer is much thinner than
the photoresist [49]. Unfortunately, lift-oﬀ may cause “ﬂagging” and tearing, as shown
in Fig. 3.9, depending on the thin ﬁlm’s thickness, adhesion, and breaking strength.
Due to the high degree of selectivity to acetone, the lift-oﬀ technique is applied to
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Figure 3.9: Flowchart depicting lift-oﬀ patterning. (a) The photoresist mask is de-
posited and patterned prior to the desired thin ﬁlm deposition. (b) Addition of the
thin-ﬁlm layer over the pre-patterned photoresist. (c) Photoresist is removed and
concomitantly “lifts” away the thin ﬁlm layer above. Note that the ﬁnal patterned
thin-ﬁlm layer contains “ﬂagging” after photoresist removal.
the ITO (or aluminum) source/drain metal layer. If an etching process were to be
used for source/drain patterning, then the etchant would most likely etch both the
source/drain material as well as the AOS channel material.
Lift-oﬀ patterning should always be performed quickly. If the photoresist is al-
lowed to sit on the substrate too long, then the acetone may have diﬃculty in removing
it. Even though the use of HMDS is advised, one might infer that the increased ad-39
hesion provided may further inhibit the ability to removed the photoresist. However,
this has not been observed. It is the author’s opinion that the use of HMDS can only
make the photolithography process, either etching or lift-oﬀ patterning, better.
Despite the ease of patterning a wide variety of materials without complicated
etch chemistry, and the near-perfect selectivity that lift-oﬀ patterning provides, in-
dustry often views lift-oﬀ patterning as inappropriate for scaled up production and
would rather avoid this technique. To accomplish this, and adhere to industry “stan-
dards”, the use of a co-planar bottom-gate structure would eliminate the need for
lift-oﬀ of the source/drain layer.
3.6 Thin-Film Post-Deposition Annealing
Post-deposition annealing of the AOS channel materials is a critical step which
greatly aﬀects the electrical performance of the semiconductor. For this work, the
channel material is annealed in air. Air annealing of the channel (staggered bottom-
gate design) results in a backside depletion layer which suppresses the electron con-
centration in the channel. As the annealing temperature increases, the TFT mobil-
ity and drain current on-to-oﬀ ratio increase, while hysteresis, turn-on voltage, and
threshold voltage decrease [54]. All annealing is performed using desktop furnaces,
speciﬁcally, models 47900 and 62700 by Eurotherm or Centurion Qex by Neytech.
Anneal temperatures range from 200 ◦C to 500 ◦C.
3.7 Spin Coating
Spin coating has traditionally been used to uniformly coat silicon wafers with
photoresist as part of the photolithography process (Section 3.3). More recently, spin
coating has become commonly used to deposit aqueous inorganic thin-ﬁlms [55]. Such
aqueous thin-ﬁlms are then dehydrated, leaving behind a dense inorganic layer.
As shown in Fig. 3.10, spin coating is accomplished by depositing a relatively
small amount of deposition ﬂuid onto a ﬂat substrate mounted to a spinning vacuum40
chuck. The angular velocity (i.e., revolutions per minute, RPM) of the chuck, the
viscosity, and concentration of the ﬂuid determine the thickness of the deposited
thin-ﬁlm. Spin coating is an attractive deposition method due to its simplicity (i.e.,
limited processing variables), excellent uniformity, and low cost due to the absence
of a vacuum chamber.
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Figure 3.10: The process of spin coating a substrate, showing (a) the substrate
mounted to the vacuum chuck and an amount of ﬂuid dispensed onto the substrate’s
center, (b) the vacuum chuck is rotated at a high rate of speed, (c) the dispensed
ﬂuid spreads across the surface, and (d) the chuck’s rotation is stopped once the ﬂuid
has completely and evenly coated the surface of the substrate.41
Current large-area electronics applications use spin coating, often with impres-
sive results given the weight of the substrates and the mechanical challenges associ-
ated with spinning large substrates at high angular velocities. However, there is a
practical limit to the size of substrate that can be easily spin coated. As such, a mul-
titude of specialized printing techniques, mist-vapor deposition, and spray pyrolysis
are currently being explored.
3.8 Piezoelectric Micropipette Printing: SonoPlot Tool
The SonoPlot GIX Microplotter II is a piezoelectric micropipette printing tool
that can be used to print a wide variety of inks. The stage is capable of repeatable
5 m positioning in three (i.e., XYZ) axes. Printed feature size (i.e., line width) is
dependent on the size of the micropipette dispenser tip diameter (5-200 m), the
surface tension of the ink, and the wetting nature of the ink and substrate com-
bination. Printed volumes can be as low as 0.6 pL. The provided CAD software,
SonoDraw, allows for drawings using multiple inks and shapes including dots, lines,
circles, arcs, and rectangles. The SonoPlot controlling software, SonoGuide, is an
intuitive program that manages all stage movement, saved stage positions, dispenser
voltages, dispenser calibration, surface cant calibration, realtime video monitoring,
video capture, still picture capture, ink well locations, and dispenser ﬁll/empty/rinse
functions.
There exists an excellent user’s manual in both electronic (.pdf) and paper
(three-ringed binder stored with the tool) form for the SonoPlot GIX Microplotter
II. The manual contains detailed explanations for each function and feature of the
tool, as well as screen captures and example images. Some of these images have been
reprinted below, where appropriate. Also contained within the paper version of the
manual are several tutorials that are strongly suggested by the author to be completed
before tool use. This section is not intended to be, nor should it be, a replacement to42
the oﬃcial tool manual, but rather a supplement covering several critical steps and
providing additional advice.
Figure 3.11 shows a SonoPlot GIX Microplotter II installed into a reinforced
(the tool weighs 91 kg) fume hood. Also highlighted in Fig. 3.11 is the 5 m
resolution XYZ stage and the integrated computer control. The fume hood allows for
a wider variety of solvents, and therefore inks, to be safely used. Vibration isolation
has not been necessary for proper tool function. However, an impact against either
the tool or fume hood while printing noticeably disrupts the printing function by
altering the ﬂuid bridge (i.e., the dispenser bounces, increasing and decreasing the
height of the ﬂuid bridge) and may damage the micropipette tip.
Computer control 5µm resolution XYZ stage
Fume hood containment
Figure 3.11: Picture showing a SonoPlot GIX Microplotter II installed into a fume
hood for solvent fume containment. Also highlighted is the 5 m resolution XYZ
stage and integrated computer control.
Figure 3.12 is a picture of the SonoPlot GIX Microplotter II work surface.
Shown on the left side of the stainless steel substrate deck are two rectangular holders43
designed to contain a micro-well plate. In the ﬁrst position (i.e., back holder) is a 96
micro-well plate, containing 96 individual ink wells for ink storage. The wells in this
plate (i.e., 96 wells with U-shaped well bottoms) should be ﬁlled with 320 L of
ﬂuid. The location of the “A1” micro-well is user programmed into the SonoGuide
software, and then the user deﬁnes inks to reside in any of the micro-wells in a column
(i.e., A - H) and row (i.e., 1 - 12) conﬁguration. Also indicated in Fig. 3.12 are several
small magnets that are used for reproducible substrate positioning on the stainless
steel substrate deck.
Substrate positioning magnets
96 micro-well plate
Figure 3.12: SonoPlot GIX Microplotter II work surface highlighting a 96 micro-well
plate and several substrate positioning magnets.
A charge-coupled device (CCD) camera is mounted the XYZ stage such that it
can be focused on the tip of the micropipette. Movement of the micropipette, either
manual positioning or automated printing, can be observed and recorded by video or
still picture. Special care should be taken when manually positioning the dispenser.44
While the stage movement controls, found within the “Manual Controls” window, are
intuitive, it is not immediately evident or labeled that the CCD camera is mounted
such that the video image is rotated 90◦. While the actual movement direction
does match the labels within the “Manual Controls” window, the image seen by the
CCD camera appears incorrect. Therefore, the 90◦ camera image rotation may cause
disorientation and confusion for the tool user if not properly accounted for.
There are four critical setup procedures that the SonoPlot tool user must be-
come familiar with. First, the dispenser must be calibrated any time a change is
made to the dispenser. To start the calibration, click the “Calibrate dispenser”
button showing a frequency plot on the menu bar above the CCD camera image.
Dispenser changes that require a calibration include new dispenser installation, dis-
penser (micropipette) ﬁlling, dispenser emptying, or any signiﬁcant change in the
volume of ink contained within the dispenser. The dispenser calibration function
maps the frequency response of the piezo and attached micropipette. The frequency
response then determines the proper frequency needed for the “ﬁnd surface” func-
tion (discussed below) and for ﬂuid dispensing. Figure 3.13 is an example of a good
calibration scan showing the frequency response of the piezo and micropipette.
The second critical SonoPlot tool setup procedure is the “ﬁnd surface” function,
found by clicking the “ﬁnd surface” button showing a micropipette landing on a sub-
strate on the menu bar on the top of the “Manual Controls” window. Assuming the
dispenser has been properly and accurately calibrated, the tool user carefully lowers
the micropipette tip to within a few hundred microns from the substrate surface. As
the micropipette is lowered, depending on the substrate, a reﬂection may be seen of
the micropipette tip on the substrate when the micropipette tip is within 1000 m
of the substrate. This reﬂection gives the tool user some feedback as the micropipette
is lowered in order to avoid crashing the micropipette into the substrate. Note that
if the micropipette is lowered manual with too large of steps when the micropipette
tip is approaching the substrate (i.e., 1000 m), then the region where the reﬂection45
Figure 3.13: Example calibration scan of the piezo and micropipette, reprinted with
permission and provided by SonoPlot, Inc.
is visible may be skipped over until the micropipette has already crashed into the
substrate. Once the micropipette is suﬃciently close to the substrate, the “ﬁnd sur-
face” button may be pushed to start the automatic lowering of the micropipette in 5
m increments while simultaneously monitoring the frequency response of the piezo
and micropipette. When the micropipette comes into contact with the substrate the
frequency response will change and the downward movement of the micropipette is
halted. Note that if the dispenser calibration was not suﬃcient, or not performed
while the micropipette is in its current state (i.e., empty or ﬁlled) then the downward
movement of the micropipette during the “ﬁnd surface” function will not cease after
contact with the substrate is made. Basically, the micropipette will crash into the
substrate. The movement must be immediately canceled by the tool user to avoid
further damage to the micropipette. If the micropipette crashes into the surface it46
is unlikely that the micropipette is usable. If the ﬁnd surface function is successful,
and the downward movement of the micropipette properly halted immediately after
gentle contact with the substrate has been made, then the micropipette will move
up by 10 m to the proper height for printing. As with the “dispenser calibration”
function, the “ﬁnd surface” function needs to be performed with each new dispenser
and micropipette due to the variations in the installed micropipette length and po-
sition from dispenser to dispenser. Also, when moving to a new area of a substrate,
the “ﬁnd surface” function should be repeated.
The third critical SonoPlot tool setup procedure is the surface cant calibration,
found by clicking the “surface calibration” button showing a micropipette printing
on a tilted substrate on the menu bar above the CCD camera image. The stainless
steel substrate deck is not perfectly ﬂat, nor is any substrate. The resulting substrate
angle or cant must be programmed into the SonoPlot tool so that proper micropipette
printing height above the substrate may be maintained. The surface cant calibration
function will use the “ﬁnd surface” function at ﬁve points along the x-axis, and at
another ﬁve points along the y-axis to map the surface cant. The origin of the
coordinate system is the location of the micropipette at the time the surface cant
calibration function is selected and should be the top-left corner of the substrate. The
tool designates movement to the right as positive x-axis movement, and movement
forward (i.e., toward the front of the tool) as positive y-axis movement. The surface
cant calibration function accepts two user inputs, total x- and total y-axis distance
for calibration. For example, as shown in Fig. 3.14 if the user inputs the total x-
axis distance as 10000 m and the y-axis distance as 50000 m, then the surface
cant calibration function will measure ﬁve evenly spaced points along the x-axis at 0,
2500, 5000, 7500, and 10000 m, and along the y-axis at 0, 12500, 25000, 37500, and
50000 m. The total x- and y-direction calibration distance should be 10000 m
(1 cm). The surface calibration function should be performed for each and every47
substrate used, and also if an individual substrate is calibrated, removed from the
substrate deck, and then returned to the substrate deck.
Figure 3.14: Screen capture of the surface cant calibration window, reprinted with
permission from the SonoPlot GIX Microplotter manual.
The fourth critical SonoPlot tool setup procedure is to select the proper printing
speed. The window “Positioner Conﬁguration” that contains all motor settings, such
as printing and manual positioning speeds is found by clicking the “Settings” button
showing a gear on the menu bar on the top of the “Manual Controls” window. It
has been experimentally found that “Pattern position speeds” between 100 and 1000
in both the X and Y direction are appropriate for a wide variety of inks, with 500
being nominal. Z direction values are not as critical, as are the “Pattern positioning
accelerations.”48
Figure 3.15 illustrates a generic printing sequence for the SonoPlot GIX Mi-
croplotter II. The process starts with an empty micropipette as shown in Fig. 3.15(a).
At this point it is assumed that the dispenser has been properly calibrated, and that
the surface cant calibration has also been performed. Figure 3.15(b) shows the empty
micropipette being dipped into a ﬂuid reservoir. Through capillary action the mi-
cropipette is ﬁlled, as shown in Fig. 3.15(c). Figure 3.15(d) shows that the user
then drives the dispenser to the desired substrate location and performs the “ﬁnd
surface” function. The micropipette tip resides 10 m above the substrate, forming
a ﬂuid bridge between the micropipette tip and substrate. Lastly, as shown in Fig.
3.15(e), ﬂuid is piezoelectrically pumped from the dispenser while it is translated over
the substrate. The resulting line or shape is often larger than the micropipette tip
diameter due to the surface tension properties of the ink and the wetting of the ink
and substrate combination.
3.8.1 Micropipette Replacement
The micropipettes used in the SonoPlot printing system are extremely fragile
and need to be replaced when broken. Even a slight chipping or cracking of the
micropipette tip negatively impacts printing performance and the ability to form a
smooth continuous line. Of the micropipettes available, the larger (i.e.,  50 m)
diameter tips are noticeably stronger and more robust than those smaller. If feature
sizes are to be in excess of 50 m then it is highly recommended to use the larger
50 m or 70 m diameter micropipettes. The maximum tip diameter is limited to
70 m due to the resonance response and the ﬂuid dispensing physics of the piezo-
electric actuated micropipette. It should be noted that the individual micropipette
price is rather inexpensive, i.e., $8 per micropipette. Sending the dispenser in to
have the micropipette refurbished by SonoPlot, which includes micropipette replace-
ment and a quality control test, is $25 per micropipette. An entirely new dispenser
is priced at $100. Therefore, depending on the time taken to self-replace the mi-49
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Figure 3.15: A sequence of illustrations depicting the process of printing a ﬂuid line
using a SonoPlot. (a) An empty micropipette ready to be ﬁlled. (b) The micropipette
is dipped into a ﬂuid reservoir. (c) The micropipette is ﬁlled by capillary action. (d)
The ﬁlled micropipette is brought into contact with the substrate and then backed oﬀ
10 m to form a ﬂuid bridge between the micropipette tip and the substrate. (e) The
micropipette is translated across the substrate while maintaining the ﬂuid bridge and
piezoelectric pumping assists in the dispensing of the ﬂuid. A line of ﬂuid is deposited
with a width that is slightly larger than the diameter of the micropipette tip opening.
cropipette it might be cost eﬀective to pay SonoPlot for the refurbishing service.
With practice, micropipette replacement/installation should only take a few minutes.
The following ﬁgures and explanations should serve as a basic guide for micropipette
replacement/installation. SonoPlot is now experimenting with micropipettes made50
of quartz instead of borosilicate glass. The quartz micropipettes are in beta testing,
with Oregon State University being the second customer to use them. The quartz
micropipettes are observed to have very similar characteristics to the standard borosil-
icate glass micropipettes, oﬀering no apparent advantage in either physical strength
or patterning ability. At this time, it is not possible to manufacture a suitable plastic
or polymer micropipette [56].
Figure 3.16 illustrates and highlights the key parts of the dispenser, includ-
ing the plastic body, takedown screws, RJ 11 communication cable, piezo, and the
micropipette.
Figure 3.17 is a picture taken through a microscope of a micropipette to convey
the fragility of the glass tubing, especially near the tip. If the tip comes into contact
with anything, except during normal SonoPlot operations, i.e., “ﬁnd surface” or
surface cant calibration functions, consider it broken and of no use. The delicate
nature of the micropipettes makes the replacement/installation of one a particularly
tedious task.
The ﬁrst step in replacing the micropipette is to trim the micropipette down
to a manageable size. As shipped the replacement micropipettes are quite long.
Figure 3.18 illustrates the initial length of the micropipette. At this initial length the
micropipette is very diﬃcult to work with and therefore it is suggested to trim the
micropipette to approximately 50% of its initial length.
Figure 3.19 demonstrates the proper technique for trimming the micropipette. First,
scribe the micropipette using a ceramic scribing disk (available from http://www.
restek.com/catalog/view/61/20116) and a sawing motion. Second, locate and
orient the scribe. Third, quickly “ﬂick” or tap the micropipette on the side with the
scribe to break away the extra length. Take care not to allow shards of glass created
during the trimming process to enter the micropipette.
Figure 3.20 shows the micropipette now trimmed to approximately 50% of its initial
length and now ready to be installed on the piezo.51
(a)
(b)
Figure 3.16: Pictures of the SonoPlot dispenser highlighting the micropipette, plastic
body, plastic takedown screws, communication cable, and piezo.
The next step in the micropipette replacement process is to remove the old
micropipette. The micropipette is attached to the piezo with super glue. Acetone is
used to dissolve the glue and break the bond. However, the plastic body, screws, and
backing plate of the dispenser are very susceptible to acetone and must therefore be
removed prior to the micropipette removal. Figure 3.21 illustrates the construction
of the dispenser. To remove the plastic body and backing plate, ﬁrst remove the
two plastic screws. Then lift the backing plate oﬀ the plastic body. Note that
the communication cable is what holds the piezo in the correct position relative52
Figure 3.17: Picture of a micropipette with a 50 m tip diameter taken through a
microscope.
Figure 3.18: The initial length of the micropipette is too long for the installation and
should be trimmed to approximately 50% of its initial length.
to the dispenser body. Also, the delicate solder connection between the piezo and
the communication cable can easily be broken. Should this occur, re-soldering is very
diﬃcult due to the piezo’s ability to transfer heat. In essence, both solder connections
must be made nearly simultaneously.
Now that the communication cable with peizo and micropipette have been
removed from the plastic parts the peizo and micropipette can be soaked in acetone.53
1.
2.
3.
Figure 3.19: Sequence of illustrations demonstrating the proper method to trim the
micropipette to length by 1. scribing the micropipette using a ceramic scribing disk
and a sawing motion, 2. locating and orientating the scribe, and 3. snapping the
micropipette by applying a quick “ﬂick” or tap on the side of the micropipette with
the scribe.
Figure 3.20: A micropipette trimmed to 50% of the original length for mounting to
the dispenser.
After approximately one minute, remove the items from the acetone and pluck the
micropipette from the piezo. Quickly wipe the piezo with a lint free wiper or cloth
to remove any glue reside before the acetone dries.54
Figure 3.21: Picture of a dispenser that has been disassembled by removing the two
plastic screws and then lifting oﬀ the plastic backing plate.
Next, reassemble the dispenser. Figure 3.22 shows the proper alignment of the
piezo within the plastic body. Remember, only the wires from the communication
cable dictate the position of the piezo, so minor bending may be necessary. Reminder,
be extremely careful not to break the solder connections on the piezo!
Figure 3.22: Picture of a dispenser that has been reassembled less the micropipette.
This dispenser is now ready to have a new trimmed micropipette installed.55
Once the dispenser is reassembled, examine it under a microscope while holding
it in a vise or similar device. Figure 3.23 is an example of a clean piezo ready for glue
and the micropipette. If any bits of glue or residue remain on the edge of the piezo
where the micropipette attaches, then gently scrape with some tweezers to remove
them. The suggested glue used to attach the micropipette to the piezo is Duro brand
“Super Glue.” This glue is very thin and does not build up on the piezo. A sparse
amount of glue required to avoid damping the vibrations of the piezo.
Figure 3.23: Microscope view of a clean piezo ready for glue.
Figure 3.24 shows a metal probe that can be used as a convenient tool for
applying glue to the piezo. Dip the tip of the probe into a small puddle of glue such
that only a tiny drop is on the end of the probe. Touching the droplet to the edge of
the piezo should result in the drop wetting to just the edge of the peizo.
Figure 3.25 is a good example of an appropriate amount of glue applied to only
the piezo edge. Note that no glue can be allowed to run down the sides of the piezo as56
Figure 3.24: A convenient tool for the application of the glue is a needle-like metal
probe.
this also damps the piezo vibrations. Any glue that does run down the sides should
be immediately removed. Remember, if solvent is going to be used to clean up stray
glue, then the piezo should be removed from the plastic body to avoid damaging any
of the plastic parts.
Figure 3.26 illustrates the dimensions and placement of the micropipette rela-
tive to the piezo. These measurements are representative of the ﬁnal length of the
micropipette. Currently in the process the micropipette has only been trimmed to
an approximate manageable length and will still need to be trimmed again.
Figure 3.27 shows that while holding the micropipette with tweezers, the 3 mm
spacing dictated in Fig. 3.26 can be approximated. The tweezers’ tips pictured in
Fig. 3.27 are approximately 3 mm wide, and therefore act as a good spacer during
installation. Total length of the micropipet past the edge of the piezo, including the
tapered end and tip, must not exceed 8 mm.
If properly placed the glued joint will look like Fig. 3.28 in which there is no
extra glue on the micropipette and the micropipette has been aligned well with the
piezo. Make sure to allow for the glue to fully cure before handling the dispenser.57
Figure 3.25: A piezo with a bead of glue carefully applied to its edge. Glue must not
be allowed to run down either face of the piezo.
3 mm 1 mm
MicroPipette
Piezo
Figure 3.26: Illustration of the proper dimensions and placement of the micropipette
in relation to the piezo. Note that the micropipette has only been initially trimmed
for ease of installation and not to its ﬁnal length. Extra length should be placed on
the “1 mm” side.
Once the micropipette has been glued to the piezo, and given signiﬁcant dry
time, the micropipette needs to be trimmed to the ﬁnal length. Figure 3.29(a) shows
the micropipette as initially installed, before the ﬁnal trimming. Figure 3.29(b) is58
Figure 3.27: The micropipette is being installed by holding it by the tip. Spacing can
be approximated using tweezers with  3 mm wide tips.
Figure 3.28: A microscope image of a clean micropipette installation where there is
no extra glue smeared onto the micropipette and the micropipette has been properly
aligned with the piezo.
the same dispenser and micropipette, only now trimmed to the ﬁnal excess length of
1 mm past the piezo.
The ﬁnal step is to test the newly refurbished dispenser for proper function and
calibration. Figure 3.30(a) is an example of a calibration scan of a bare piezo (i.e.,59
(a)
(b)
Figure 3.29: Sequence of pictures illustrating the ﬁnal trimming of the piezo. Picture
(a) shows the the micropipette as installed with extra length. Picture (b) shows the
micropipette trimmed to the ﬁnal length.
no micropipette attached). This is the theoretical limit of the frequency response of
the dispenser. Figure 3.30(b) is an example of a good calibration scan of a properly
installed micropipette. The diﬀerences between Figs. 3.30(a) and 3.30(b) are that the
peaks from (a) are damped some in (b) and some interference peaks have appeared in
(b). These diﬀerences are caused by the micropipette almost resonating in tune with
the piezo, plus the glue acts to dampen and decouple the resonance. If too much glue
is used, or if the glue is allowed to run down onto the faces of the piezo, then it may60
completely damp the piezo vibration, causing the dispenser to function very poorly
or not at all.
(a)
(b)
Figure 3.30: Example calibrations scans of (a) a bare piezo without a micropipette
attached and (b) a good scan of properly installed micropipette, reprinted with per-
mission and provided by SonoPlot, Inc.61
3.9 Contact Angle
Static contact angle, C is a convenient and simple means of measuring the
wettability of a solid surface by a liquid and is deﬁned using Young’s relationship,
SV   SL   LV  cos(C) = 0; (3.3)
where SV is the solid-vapor interfacial energy, SL is the solid-liquid interfacial
energy, LV is the liquid-vapor interfacial energy [57].
Figure 3.31 is a pictorial representation demonstrating how to measure contact
angle, and the interfacial energies from Young’s relationship for a liquid drop on a
solid surface. The contact angle is measured from the horizontal solid-liquid interface
to the tangent line of where the liquid-gas interface intersects the solid-liquid interface.
Solid surface
Liquid drop  C
!LV
!SV
!SL
Figure 3.31: Schematic of a liquid drop on a solid surface showing the contact angle.
The less the contact angle, the greater the wettability of the solid with the
particular liquid is. For example, if water is the liquid, then a larger contact angle
means the solid is more hydrophobic while a smaller contact angle means the solid is
more hydrophobic.62
3.10 Ultraviolet Ozone Substrate Treatment
Ultraviolet ozone (UVO) is a system that exposes a substrate to ultraviolet
(UV) light and ozone created by the UV light in order to alter the surface of the
substrate. The UVO treatment is often used as a cleaning step. The UV light is
capable of being absorbed and subsequently dissociating minor contaminants of pho-
toresists, resins, human skin oils, cleaning solvent residues, silicone oils, and ﬂux.
Furthermore, UV light generates ozone molecules and atomic oxygen, depending on
the speciﬁc wavelength of UV light used. The generated ozone and/or atomic oxygen
reacts with the UV-excited contaminants and then the contaminants become dis-
lodged from the surface [58]. The UVO process is also a very simple and eﬀective
means of altering a substrate’s surface to become more hydrophilic.
The UVO tool is simple, as shown in Fig. 3.32, consisting of a height adjustable
substrate stage and a UV lamp source placed within a sealed enclosure. The enclosure
is necessary to protect users from both the UV light and produced ozone. Typically
the substrates are placed within a few millimeters of the UV light source.
Substrate Stage
Substrate
UV Lamp
Enclosure
Figure 3.32: Schematic of an Ultraviolet Ozone (UVO) system for treating substrates.63
The eﬀects of the UVO treatment can be ampliﬁed by supplying pure oxygen
into the enclosure, instead of relying on the atmospheric ambient oxygen concentra-
tion [59].
For this work, a Novascan PSD Series Digital UV Ozone System is used exclu-
sively for all UVO substrate treatments.
3.11 Device / Circuit Characterization Methods and Metrics
This section discusses methods employed for device and circuit characterization
and metrics for device and circuit performance.
3.11.1 Turn-On and Threshold Voltage
The turn-on voltage (VON) of a TFT is the potential diﬀerence between the
gate (control terminal) and the source, designated VGS, needed to reach an onset
of the ﬂow of drain current, as shown in Fig. 3.33(a). This voltage corresponds to
the so-called ﬂat-band voltage, since TFTs are accumulation-mode devices. VON is
a parameter best suited to TFT device physics assessment. The threshold voltage
(VTH) of a TFT corresponds to a VGS at which appreciable drain current ﬂows, as
estimated using a technique such as that shown in Fig. 3.33(b). VTH is a parameter
most appropriate for circuit assessment.
3.11.2 Mobility
Mobility estimates are extracted from TFT transfer curves, as shown in Fig.
3.34, where VDS = 1 (keeping the TFT in non-saturation) and VGS is swept. The
bias sweep range is adjusted to match the TFT according to channel and dielectric
materials (i.e., avoiding high VGS values when very thin dielectrics are used to protect
insulator integrity). From the transfer curve, two diﬀerent VGS-dependent mobilities
are extracted, incremental mobility (incremental mobility of carriers added to the
channel), and average mobility (average mobility of all the carriers in the channel)64
Log ID
VGS
ID
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VON < 0 VON > 0
VTH < 0 VTH > 0
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(b)
Figure 3.33: Graphical procedures for estimating VON and VTH for both
enhancement-mode (solid) and depletion-mode (dashed) TFTs. (a) VON is estimated
as the onset of appreciable drain current using a log(ID) - VGS transfer curve. (b)
VTH is estimated from linear extrapolation to the x-axis of an ID-VGS transfer curve
for small VDS’s, i.e., when VDS  1 V.
[2]. These physically-based channel mobilities can be calculated by,
INC(VGS) = lim
VDS→0
[ @GD(VGS)
@VGS
W
L  CG
]
; (3.4)
for incremental mobility, where GD is the channel conductance given by ID
VDS, and
AV E(VGS) = lim
VDS→0
[
GD(VGS)
W
L  CG  (VGS   VON)
]
; (3.5)65
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Figure 3.34: log(ID)   VGS transfer curve for mobility extraction. VDS = 1 V while
VGS is swept from  20 V  VGS  40 V. The device under test is a TFT composed
of a ZTO channel layer ( 50 nm) annealed at 400 ◦C in air, thermally grown SiO2
dielectric, and aluminum source/drain contacts; W=L = 10 with L = 200 m.
for average mobility [2].
Figure 3.35 shows these mobilities as extracted from Fig. 3.34. It should be
noted that average mobility, AV E, is best for circuit modeling, while incremental
mobility, INC, is best for device physics modeling.
3.11.3 Drain Current On-to-Oﬀ Ratio
The drain current on-to-oﬀ ratio (ION−OFF
D ), shown in Fig. 3.36, is deﬁned to
be the ratio of drain to source current, ID, of a user deﬁned “on” point, to that of the
“oﬀ” state as obtained from a TFT log(ID)   VGS transfer curve at a large value of
VDS (i.e., 30 V). Normally, the transfer curve data is generated using the same sweep
that is used for the mobility extraction (i.e., for this TFT  10 V  VGS  40 V),
only the VDS bias is increased, forcing the TFT into saturation. ION−OFF
D ratios are66
Figure 3.35: Mobility as a function of gate voltage. Data obtained from Fig. 3.34
is used to calculate both incremental (dots) and average (x’s) mobility. The device
under test is a TFT composed of a ZTO channel layer ( 50 nm) annealed at 400 ◦C in
air, thermally grown SiO2 dielectric, and aluminum source/drain contacts; W=L = 10
with L = 200 m.
useful for assessing TFT switching capability and noise ﬂoor when designing circuits.
Typically, ION−OFF
D ratios greater than 106 are considered acceptable.
3.12 Design Considerations, Parasitics
Parasitics refer to unintentional resistive, capacitive, or inductive contributions
which degrade the performance of an electronic device or circuit. Resistive parasitics
impact both static DC and dynamic TFT testing testing characteristics (i.e., AV E,
INC, VON, VTH, ION−OFF
D ). Capacitive and inductive parasitics are usually unim-
portant for static DC TFT testing characteristics. However, capacitive and inductive67
-13
-11
-9
-7
-5
-3
-1
1
-20 -10 0 10 20 30 40 50
VGS (V)
l
o
g
 
(
I
D
(
A
)
)
-13
-11
-9
-7
-5
-3
-1
1
l
o
g
 
(
|
I
G
|
(
A
)
)
On-to-off ratio ~ 10
8
Figure 3.36: log(ID) VGS transfer curve for drain current on-to-oﬀ ratio extraction.
VDS = 30 V while VGS is swept from  10 V  VGS  40 V. The device under test
is a TFT composed of a ZTO channel layer ( 50 nm) annealed at 500 ◦C in air,
thermally grown SiO2 dielectric, and aluminum source/drain contacts; W=L = 10
with L = 200 m.
parasitics are found to have a strong negative impact on dynamic TFT testing (i.e.,
time constants, switching times, and delay times).
For example, a parasitic capacitor, like the one shown in Fig. 3.37, is created
though the overlap of the source/drain contact with the gate contact through the gate
insulator. This is usually referred to as gate-source/drain overlap. Ideally, the gate-
source/drain overlap would be zero so that there is no parasitic capacitance. In reality,
through photolithography misalignment, over-etching, and other non-idealities, there
is always gate-source/drain overlap.
A second example of a TFT parasitic created by overlapping layers (or lack
thereof) is the contact resistance of the source/drain electrodes to the TFT channel.68
Channel
Substrate
Gate
Insulator
Drain Source
Parasitic overlap
Figure 3.37: TFT cross-section illustrating that a parasitic capacitor is created though
overlap of the source/drain contact with the gate contact across the gate insulator.
The channel-source/drain overlap, unlike the gate-source/rain overlap above, should
be maximized in order to minimize the contact resistance.
In addition to gate-source/drain and channel-source/drain overlaps, other com-
mon TFT parasitics include intrinsic channel capacitance, parasitic resistance with
ITO traces, and parasitic capacitors with overlapping traces. All of these parasitics
can be minimized through careful circuit layout and design. However, many times
they cannot be eliminated. For example, if two traces must cross (gate layer and
source/drain layer), either the overlapping area can be minimized (i.e., narrow traces)
or the interlayer dielectric can be made thicker to reduce the parasitic capacitance.
The latter solution is preferred so as not to introduce greater parasitic resistance
into the traces by narrowing them. However, adding a thicker dielectric layer adds
complexity to the fabrication process.69
4. AOS TFT PASSIVATION
Practical applications require passivation of AOS TFTs. Passivated devices
are less susceptible to uncontrolled environmental variability, leading to stability and
reliability. However, at this time few passivation schemes exist for AOS. Passivation
attempts often result in degraded electrical performance of a AOS TFT. In order
to understand the diﬃculty of creating a passivation scheme for AOS that does not
degrade the TFT electrical performance and oﬀers environmental protection, two
aspects are considered. First, the passivation material choice, and second, the passi-
vation deposition method.
4.1 Passivation Material Choice
Ideally, a passivation material will be benign with respect to the AOS TFT
channel layer material. Speciﬁcally, when an AOS and a passivation layer are brought
into contact, ideally there would be no undesirable chemical interaction, atomic in-
terdiﬀusion, or electronic charge transfer. Also, a reduction in interface states with
passivation is highly desirable. Results of chemical reaction and interdiﬀusion at in-
terfaces due to passivation are of secondary concern for the work reported herein.
Rather, electronic charge transfer between the AOS and the passivation material is
the primary focus since it can have a profound eﬀect on TFT performance [60][61].
For simplicity, assume that the AOS TFT is a bottom-gate structure (staggered
or co-planar), as previously shown in Fig. 2.1. Then the cross section of the bottom-
gate device can be modeled as a MIS capacitor. The passivation layer would then
make contact to the AOS channel material, eﬀectively creating an “MISP” device,
where “P” denotes the passivation layer.
Energy band diagrams can be extremely useful in depicting possible conse-
quences of charge transfer when an AOS and a passivation material are brought into
contact. Ideal charge transfer between a metal and a semiconductor or two semi-70
conductors has been formulated to occur between the two Fermi levels [62]. Also,
non-ideal charge transfer is asserted to arise from interface states. It is convenient
to deﬁne a Fermi level for interface states, otherwise known as a charge neutrality
level (CNL) [63]. In the case of an AOS and a passivation material, ideal Fermi level
mediated charge transfer is not operative because the passivation layer is an insulator
and a true insulator does not have a Fermi level because an appreciable carrier con-
centration cannot be created under equilibrium conditions. Therefore, charge transfer
between an AOS and a passivation material is dominated by interface states. If it is
also assumed that the AOS layer is ideal, i.e., that the CNL is located at its Fermi
level and that no band bending is present in the MIS structure at equilibrium, then
two possible charge transfer situations arise. First, the CNL of the passivation ma-
terial is below that of the CNL of the AOS, and second, the CNL of the passivation
material is above that of the CNL of the AOS.
Figure 4.1(a) depicts the ﬁrst situation, in which the CNL of the passivation
material is below that of the CNL of the AOS. When the two materials are brought
into contact, as shown in Fig. 4.1(b), electronic charge transfer from the AOS to
the passivation layer gives rise to a positive dipole, creating an accumulation layer
at the AOS-passivation interface. This accumulation layer can only be eliminated
by applying a very large negative bias to the gate electrode to turn the device oﬀ,
thereby resulting in a VON that is strongly negative.
Figure 4.2(a) depicts the second situation, in which the CNL of the passivation
material is above that of the CNL of the AOS. When the two materials are brought
into contact, as shown in Fig. 4.2(b), electronic charge transfer from the passivation
layer to the AOS gives rise to a negative dipole, creating a depletion layer at the
AOS-passivation interface.
Table 4.1 is a simpliﬁed version taken from Knutson [60] showing the estimated
locations of the CNL referenced to the vacuum level for several AOS and several
possible oxide-based passivation materials. These CNL values were originally reported71
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Figure 4.1: Energy band diagrams illustrating an undesired condition for passivating
an AOS. Charge transfer gives rise to a positive dipole. The positive dipole creates
an accumulation layer on the back surface of the AOS channel.
by Peacock et al. [63], calculated using the tight-binding (TB) and local density
approximation (LDA) methods, and referenced to the valance band.
Figures 4.1 and 4.2 show that if the CNL of the AOS and of the passivation
layer are known, then the direction of the charge transfer and resulting dipole may72
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Figure 4.2: Energy band diagrams illustrating a desired condition for passivating an
AOS. Charge transfer gives rise to a negative dipole. The negative dipole creates a
depletion layer on the back surface of the AOS channel.
be deduced. However, CNL positioning alone does not account for the magnitude
of the dipole, and therefore the resulting band bending (i.e., the accumulation or
depletion layer on the back surface of the AOS channel). For example, based on the
information in Table 4.1 alone it could be concluded, incorrectly, that SiO2 and zinc73
Table 4.1: Band gap, EG and charge neutrality level, ΦCNL, of selected oxides. Note
that ΦCNL is referenced to the vacuum level. The band gaps of ZTO, IGZO, and
ZTSO are estimated by simple averaging of constituent oxide values, and also esti-
mated by spectroscopic elipsometry (denoted by **). The charge neutrality levels
of ZTO, IGZO, and ZTSO are estimated by simple averaging of constituent oxide
values.
Material EG ΦCNL
(eV) (V)
ZnO 3.4 4.1
SnO2 3.6 4.5
In2O3 2.9 3.8
Ga2O3 4.8 5.5
ZTO (2:1) 3.5 (**3.5) 4.2
IGZO (1:1:1) 3.6 (**3.2) 4.5
ZTSO (1:1:1) 5.3 (**3.6) 4.7
SiO2 9 5.4
Al2O3 6.2-7.0 3.6-4.7
HfO2 6.0 4.7
Y2O3 6 5.6
tin silicon oxide (ZTSO) are poor materials for the passivation of AOS [25] [24] [29]
[64] [65] [66] [67]. To calculate the charge transfer, or dipole magnitude, additional
calculations involving induced gap states modeling must be performed [61] [62] [68]
[69] [70]. For the following calculations it is assumed that the passivation layer is an
insulator. The magnitude of the dipole (i.e., dipole voltage), ∆PS can be calculated
as
∆PS = (1   SPS)[ΦCNLP   ΦCNLS]; (4.1)
where ΦCNLP is the charge neutrality level of the passivation layer referenced to the
vacuum level, ΦCNLS is the charge neutrality level of the semiconductor (i.e., the
AOS) referenced to the vacuum level, and SPS is a passivation layer-semiconductor74
interface parameter. SPS can be expressed as,
SPS 
1
1 + 0:1




("∞PR   1)
2 ("∞SR   1)
2
("∞PR   1)
2
(
CiP
CiP + CiS
)
+ ("∞SR   1)
2
(
CiS
CiP + CiS
)




; (4.2)
where "∞PR and "∞SR are the high-frequency relative dielectric constants of the
passivation layer and semiconductor, respectively, and CiP and CiS are the passivation
layer and semiconductor dipole capacitance densities, respectively. CiP and CiS are
calculated as,
CiP =
"∞P
diP
; CiS =
"∞S
diS
; (4.3)
where "∞P and "∞S are the high-frequency dielectric constants of the passivation layer
and semiconductor, respectively, and diP and diS are the dipole layer thicknesses of
the passivation layer and semiconductor, respectively. For these calculations, the
dipole layer thicknesses are assumed to be 0.4 nm [70].
Therefore, if the high-frequency dielectric constants, high-frequency relative
dielectric constants, and the charge neutrality levels for both the passivation layer
and semiconductor are known, then qualitative and quantitative estimates of charge
transfer between the two materials may be obtained.
A reduction of interface state density is desired as it decreases TFT transfer-
curve distortion [67]. According to induced gap state modeling, the interface state
density of an unpassivated surface (semiconductor or insulator) is given by,
DSS =
Ci
q
(
1
S
  1
)
; (4.4)
where Ci is the dipole capacitance density for the material of interest, and is calculated
as Ci = "1
di , where "∞ is the high frequency dielectric constant, di is the dipole75
thickness, and
S =
1
1 + 0:1("∞R   1)
2; (4.5)
is the interface parameter for the material surface of interest. The interface state
density of a passivated surface is given by,
DPS =
1
q
(
CiPCiS
CiP + CiS
)(
1
SPS
  1
)
: (4.6)
Table 4.2 lists the high-frequency relative dielectric constant ("∞R), interface
parameter for a surface (S), and surface state density (DSS) for selected AOS and
possible passivation materials [60] [61] [71] [72]. The semiconductors Si and Ge are
also included for comparison.
Table 4.2: High-frequency relative dielectric constant ("∞R), interface parameter for
a surface (S), and surface state density (DSS) for selected materials.
Material "∞R S DSS
(unitless) (unitless) (X 1013 cm−2eV−1)
ZTO (2:1) 3.8 0.56 4.1
IGZO (1:1:1) 3.7 0.58 3.7
ZTSO (1:1:1) 3.1 0.69 1.9
SiO2 2.25 0.86 0.5
Al2O3 3.12 0.69 1.9
HfO2 4 0.53 5.0
Y2O3 4.4 0.46 7.0
Si 12 0.08 200
Ge 16 0.04 500
A selection of AOS and possible passivation materials, along with their corre-
sponding interface parameters (SPS), interface dipole voltages (∆PS), and passivated
interface state densities (DPS), calculated using the values provided in Tables 4.1 and
4.2, are shown in Table 4.3 [60] [61]. Si and SiO2 are also included for comparison76
purposes. Table 4.3 suggests that SiO2 and ZTSO are good choices for AOS passi-
vation. Passivation using Al2O3 is not included in Table 4.3 due to the ambiguity of
the CNL and EG for Al2O3, as evident from Table 4.1.
Table 4.3: Interface parameter (SPS), interface dipole voltage (∆PS), and passivated
interface state density (DPS) for selected semiconductor and passivation layer com-
binations. For the assessment of ∆PS(Si/SiO2), ΦCNL(Si)= 4:7 V [60] [61].
Semiconductor Passivation Layer SPS ∆PS DPS
(unitless) (V) (X 1013 cm−2eV−1)
ZTO (2:1) ZTSO (1:1:1) 0.65 0.18 1.3
ZTO (2:1) SiO2 0.82 0.22 0.43
ZTO (2:1) Y2O3 0.67 0.52 2.6
IGZO (1:1:1) ZTSO (1:1:1) 0.65 0.10 1.3
IGZO (1:1:1) SiO2 0.82 0.18 0.43
IGZO (1:1:1) Y2O3 0.56 0.53 2.4
Si SiO2 0.84 0.10 0.48
4.2 Passivation Deposition Method
In choosing an appropriate passivation layer deposition method, chemical in-
teractions, interdiﬀusion, electronic charge transfer, and interface state reduction are
again relevant considerations. All deposition methods have their advantages and dis-
advantages in terms of these criteria. To better understand the impact that a given
deposition method has on TFT channel layer passivation, several deposition methods
are individually examined.
4.2.1 Chemical Vapor Deposition Passivation
Chemical vapor deposition (CVD) techniques, including plasma-enhanced chem-
ical vapor deposition (PECVD) and atomic layer deposition (ALD), produce very high
quality dielectrics and are often the ﬁrst choice for the deposition of passivation layers.77
The problem with CVD techniques is the use of highly reactive chemical precursors.
It is believed that the oxygen vacancies in an AOS create carriers (i.e., electrons). In
the presence of a highly reducing precursor the AOS surface may be reduced, therefore
creating additional oxygen vacancies and eﬀectively turning the semiconductor into
a conductor. This behavior has been observed using ZTO as the AOS in a staggered
bottom-gate structured TFT and a backside (i.e., topside) PECVD SiO2 passivation
layer. Figure 4.3 illustrates how conductive the ZTO TFT became after a PECVD
SiO2 was added to a previously unpassivated TFT. From Section 4.1 it was concluded
that SiO2 is a good choice. However, the results shown in Fig. 4.3 clearly disagrees
with this conclusion. In this case the PECVD SiO2 precursors are silane (SiH4) and
nitrous oxide (N2O). The silane is an extremely reducing chemical, robbing oxygen
from the ZTO surface.
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Figure 4.3: Comparison of two ZTO TFT transfer curves: unpassivated (solid) and
passivated with PECVD SiO2 only (dashed). This attempt to use PECVD SiO2 as a
ZTO TFT passivation layer resulted in a conductive ZTO layer that does not exhibit
any transistor like behavior (i.e., gate control). VDS = 1 V, W=L = 10, L = 200 m.78
PECVD SiO2 processes for use as a passivation layer have been successful (as
discussed in Section 2.4.1), but prove to be extremely challenging, often with very
tight processing windows. The general theme of these schemes is to pre-saturate the
AOS surface with oxygen within the CVD reactor before introducing the reducing
precursor. This can be accomplished with a N2O or O2 plasma.
Oxides are not the only CVD material where this is an issue. The CVD syn-
thesis of silicon nitride (Si3N4) often also uses the reducing precursor silane. In fact,
whatever precursor used to provide the silicon will act as a strong reducer due to the
high enthalpy of oxidation for silicon.
The balance of oxygen at the AOS back surface is critical and proves very
challenging to control, or revert if changed. Therefore, CVD processes, while superior
in terms of dielectric quality, are not an easy solution for AOS passivation.
4.2.2 Sputter Deposition Passivation
Sputter deposition of a passivation layer onto the AOS channel layer is an
interesting process with several drawbacks. The sputter gas used may contribute to
stoichiometric changes of the channel layer. Negative ion resputtering and damage by
either the negative ions in the sputter gas, or negatively charged particles originating
from the sputter target, must also be considered. In addition, the sputtered species
tend to have an associated kinetic energy which may damage or implant/diﬀuse into
the AOS surface upon deposition. Finally, sputter deposition of insulators suitable
for passivation is slow (i.e., low sputter yield), and of marginal quality. Despite these
drawbacks, one of the best passivation schemes for AOS TFTs starts with sputter
deposition, and is discussed in detail in later in Section 4.3.
4.2.3 Solution Deposition Passivation
Solution deposition of a passivation layer may be accomplished using a wide
variety of speciﬁc wet process methods. For example, drop casting, spin coating, mist79
vapor, dip coating, spray pyrolysis, and printing are all acceptable methods of deposi-
tion an aqueous or non-aqueous solution onto a substrate. Insulators that have been
solution deposited from inorganic precursors have good quality, tend to planarize the
substrate well, and are becoming increasingly more common [36]. Solution deposition
has the advantage of being a low energy deposition method. However, choosing an
appropriate precursor chemistry is critical in order to avoid chemical reactions at the
AOS surface during deposition. If a strongly acidic precursor is used to deposit an
insulator onto an IGZO AOS, then it is likely to etch the IGZO layer. Furthermore,
the precursor may also react with the AOS layer and reduce/oxidize it in a similar
manner as in a CVD process. A dehydrating anneal is required after solution de-
position, which may exacerbate these concerns. A successful AOS TFT passivation
scheme using a solution deposition passivation layer is discussed in detail in Section
4.4.
4.2.4 Thermal Evaporation Deposition Passivation
Thermal evaporation of insulators is not common. The quality of such insu-
lators is usually quite poor. Hong reported in 2005 that thermally evaporated SiO2
layers were quite porous [23]. In fact, it was found that the more porous the passiva-
tion layer, the better the electrical performance of the TFT. When a porous insulator
is used as a passivation layer, it eﬀectively allows for exposure of the channel layer
surface to the ambient.
4.3 ZTSO Passivation
The idea for using sputtered ZTSO as a passivation material for AOS TFTs
originated as follows. First, an AOS layer can be sputtered onto an underlying AOS
layer without disastrous eﬀect. Second, the poor results obtained using PECVD SiO2
for AOS TFT passivation, as discussed in Section 4.2.1 and shown in Fig. 4.3, led to
the idea of depositing a barrier layer to protect the AOS during subsequent processing.80
This barrier layer must be insulating so as not to short the source and drain contacts.
The environmentally protective nature of the barrier layer is of little concern since a
subsequent capping layer (i.e., a hermetic seal) can be used in conjunction with the
barrier layer. Creating an ”electrically dead” ZTO-like layer which would serve as a
barrier layer protecting the channel layer top surface from the subsequent PECVD
passivation layer.
It was postulated that the addition of SiO2 to ZTO would lead to the creation
of an electrically dead ZTO-like layer. SiO2 was chosen because of its high quality
as an insulator (i.e., wide band gap, low leakage, moderately low dielectric constant).
To test the eﬀectiveness of ZTSO as a barrier layer, an unpassivated ZTO TFT was
fabricated and tested. After electrical testing of the unpassivated device, the ZTO
TFT was passivated using ﬁrst, 100 nm of ZTSO deposited via RF sputtering in an
ambient of 95% Ar and 5% O2, with 3.95 W/cm2 applied RF power from a ceramic
target of ZnO:SnO2:SiO2 = 1:1:1 composition, and second, 100 nm of PECVD SiO2.
The result is shown in Fig. 4.4. The electrical performance of the unpassivated
ZTO TFT is very similar to that of the ZTSO-passivated and PECVD SiO2-capped
device. The only noticable diﬀerences are that the measured drain current of the
TFT decreases and hysteresis slightly increases after passivation. These alterations
to the transfer curve are not always observed after ZTSO passivation and PECVD
SiO2 capping.
This demonstration provides evidence for ZTSO’s eﬀectiveness to act as a barrier layer
against the eﬀects of further processing, but does not establish whether it provides
the electrical stability and environmental protection required for a passivation layer.
A key aspect of adding SiO2 to ZTO to obtain ZTSO is associated with the
strength of the silicon-oxygen bond and the suppression of the free electron concen-
tration. Strong silicon-oxygen bonds are believed to help suppress oxygen vacancy
formation at the ZTO/ZTSO interface. The reduced free electron concentration in
the ZTSO compared to ZTO likely decreases the chemisorbed oxygen density since81
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Figure 4.4: Comparison of two ZTO TFT transfer curves: unpassivated (dots) and
passivated with ZTSO and subsequently capped with SiO2 (solid). This passivation
scheme demonstrates the ability of ZTSO to act as a barrier layer against the eﬀects
of further processing. VDS = 1 V, W=L = 10, L = 200 m.
electron transfer from ZTSO to physisorbed oxygen is required for formation of a
chemisorbed oxygen bond [73]. This means that the AOS TFT becomes electrically
passivated by chemical control of the AOS/ZTSO interface as well as the ZTSO top
surface.
Figures 4.5 and 4.6 illustrate ZTSO’s ability to stabilize ZTO and IGZO AOS
TFTs with respect to negative bias illuminated stress (NBIS). The results shown in
Figs. 4.5 and 4.6 demonstrate the feasibility of ZTSO as a passivation layer in terms
of electrical stability, but oﬀer no insight into its ability to provide environmental
protection. It has been observed that AOS TFTs produced during a period of high
(i.e.,  50%) relative humidity have poor electrical performance (i.e., a shift in VON to
negative voltages, increased hysteresis, and distortion of the subthreshold current in
TFT transfer curves) [74]. If these devices are left to age in the dark, free of electrical
or thermal stress, and unpassivated, then they tend to improve with respect to their
electrical performance in a few days. However, if the same aging test is repeated82
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Figure 4.5: Pre- and post-NBIS transfer curves for (a) an unpassivated staggered
bottom-gate ZTO TFT and (b) a ZTSO passivated (without PECVD SiO2) staggered
bottom-gate ZTO TFT. VDS = 0:1 V, W=L = 10, L = 200 m.
with TFTs passivated with ZTSO only (i.e., no additional PECVD SiO2 cap), then a
few weeks of aging is required before they improve their electrical performance. The
fact that TFTs passivated with ZTSO do change over time, presumably expelling
water, suggests that ZTSO alone may not provide adequate environmental protection.83
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Figure 4.6: Pre- and post-NBIS transfer curves for (a) an unpassivated coplanar
bottom-gate IGZO TFT and (b) a ZTSO passivated (without PECVD SiO2) coplanar
bottom-gate IGZO TFT. VDS = 0:1 V, W=L = 10, L = 200 m.
Fortunately, ZTSO’s ability to function as a barrier layer allows for a true hermetic
seal (e.g., silicon nitride) to be deposited in order to complete the TFT passivation.
The development and further details of ZTSO can be found in references [67]
and [75].84
4.4 Aqueous SiO2 Passivation
In an eﬀort to reduced the cost of back end processing, by avoiding the use of
vacuum equipment, and to take advantage of recent advances in solution-processed di-
electrics [36], passivation of AOS TFTs using an aqueous SiO2 solution was explored.
A ﬁrst objective was to duplicate the success of the sputtered ZTSO passivation layer
by creating an aqueous solution analog of ZTSO. However, it was soon determined
that the solution chemistry appropriate for a precursor for SiO2 is strongly basic,
while the solution chemistry appropriate for the ZnO precursor is acidic.
After reviewing requirements for ZTO passivation (Section 4.1), it is concluded
that an aqueous SiO2 dielectric would be a good choice. Aqueous SiO2 is fabricated by
combining silicic acid powder, or hydrated forms of SiO2 i.e., [SiOX(OH)4−2X]n, with
tetramethylammonium hydroxide (TMAH) and deionized water (DI H2O). Silicon
solutions of 0.25 molar concentration are created by mixing 0.3618 grams of stan-
dardized silicic acid powder (0.01382 moles Si per gram silicic acid) with 3.571 mL of
2.8 molar TMAH and then balanced with DI H2O to 20 mL total solution volume.
This sets up the ratio of Si:TMAH as 1:2.
The dielectric performance of the 0.25 M aqueous SiO2 solutions are tested
by fabricating metal-insulator-semiconductor (MIS) capacitors. Bare silicon wafers,
treated with an O2 plasma to create a hydrophilic surface, are used as the semicon-
ductor layer and substrate. The aqueous insulator solution is applied to the silicon
substrate by spin coating at 3k RPM for 30 seconds and then subsequently baking
on a hotplate for 2 minutes. Three diﬀerent hotplate temperatures of 200, 230, and
300 ◦C are explored. Each substrate is coated with 5 layers, and a ﬁnal 10 minute
hotplate bake is added. Aluminum top contacts are deposited using thermal evap-
oration and a shadow mask. Contact to the silicon is achieved by scribing through
the insulator using a diamond scribe and adding indium solder contacts. Two solder
contacts are used on opposite sides of the substrate and the resistance is measured85
between them. If the resistance is very low (i.e., a few ohms) then good contact to
the substrate has been made.
Initial eﬀorts resulted in SiO2 ﬁlms that appear grainy or textured. MIS capac-
itors created using these ﬁlms general have high leakage and high loss tangents. The
200 ◦C annealed ﬁlms create a dielectric with a 5.5 dielectric constant and a 10%
loss tangent. The 230 ◦C annealed ﬁlms create a dielectric with a 5.7 dielectric
constant and a 10% loss tangent. The 300 ◦C annealed ﬁlms create a dielectric
with a 17 dielectric constant and a 14% loss tangent. The larger than expected
dielectric constants are believed to either be a measurement artifact arising from the
leaky nature of the dielectric ﬁlms.
Despite the poor electrical quality of the MIS capacitors created with the aque-
ous SiO2 dielectric, the aqueous SiO2 dielectric shows promise as a barrier layer,
similar to ZTSO, which can be used for AOS TFT passivation. Virgin (unpassivated)
ZTO TFTs (annealed at 400 ◦C) are electrically measured via a transfer curve. Then
the TFTs are treated in an O2 plasma to make the surface hydrophilic and are coated
with two layers of aqueous SiO2. Three hotplate temperatures used for curing the
aqueous dielectric are explored, 150, 200, and 250 ◦C. These temperatures are used
to keep the process compatible with ﬂexible (i.e., plastic) substrates. Figure 4.7 de-
picts the best case, using the 250 ◦C hotplate curing. The curing between coats
and the ﬁnal hotplate anneal are all performed at the same temperature. This test
demonstrates that deposition of the aqueous SiO2 dielectric does not severely degrade
the ZTO TFT electrical performance. However, the barrier layer properties of the
aqueous dielectric are still in question.
The addition of a reduced temperature PECVD SiO2 layer to the aqueous SiO2
capped ZTO TFTs has a signiﬁcant eﬀect on the TFT electrical performance. Figure
4.8 shows that the previous best case using 250 ◦C for curing between coats of the
aqueous dielectric, followed up with a ﬁnal 250 ◦C hotplate curing is actually only
good when no additional PECVD layer is added.86
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Figure 4.7: Transfer curve comparison of a virgin ZTO TFT (solid) and the same
ZTO TFT capped with 250 ◦C/250 ◦C cured aqueous SiO2 (dashed). VDS = 1 V,
W=L = 10, L = 200 m.
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Figure 4.8: Transfer curve comparison of a virgin ZTO TFT (solid), the same ZTO
TFT capped with 250 ◦C/250 ◦C cured aqueous SiO2 (dashed), and the same ZTO
TFT capped again with 250 ◦C PECVD SiO2 (dots). VDS = 1 V, W=L = 10,
L = 200 m.87
However, if the curing temperature between coats is reduced to 200 ◦C, as
shown in Fig. 4.9 the electrical performance of the ZTO TFT capped with only
the aqueous SiO2 dielectric is degraded, while the electrical performance of the ZTO
TFT capped with aqueous SiO2 and PECVD SiO2 is improved. In fact, the virgin
device exhibits a kink deformation of the subthreshold area that is “healed” post
passivation.
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Figure 4.9: Transfer curve comparison of a virgin ZTO TFT (solid), the same ZTO
TFT capped with 200 ◦C/250 ◦C cured aqueous SiO2 (dashed), and the same ZTO
TFT capped again with 250 ◦C PECVD SiO2 (dots). VDS = 1 V, W=L = 10,
L = 200 m.
The success of the aqueous passivation scheme shown in Fig. 4.9 is very promis-
ing. However, the process employed appears to be fairly sensitive, as evident from the
signiﬁcant shift in the electrical performance caused by a minor temperature change
of the intermediate aqueous SiO2 curing. Therefore, the process is repeated, without
the intermediate electrical test (i.e., a transfer curve was not measured after aqueous88
SiO2 deposition, prior to the PECVD SiO2 deposition). Figure 4.10 is an example
of the reproducibility test for the aqueous passivation scheme. Every TFT measured
had nearly the same favorable result, showing no signiﬁcant electrical performance
change in the TFT transfer curve between the virgin and passivated devices. In fact,
some TFTs showed an increase in the drain current for higher VGS values, which is
attributed to decreased interface states at the AOS channel back surface.
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Figure 4.10: Transfer curve comparison of a virgin ZTO TFT (solid) and the same
ZTO TFT capped with 200 ◦C/250 ◦C cured aqueous SiO2 and 250 ◦C PECVD SiO2
(dots). This ﬁgure proves the aqueous passivation process to be repeatable. The gate
leakage (i.e., gate current) of both the virgin and passivated ZTO TFT is  1 nA.
VDS = 1 V, W=L = 10, L = 200 m.
The TFT oﬀ current is signiﬁcantly and consistently increased for the aqueous
SiO2 capped ZTO TFT versus the virgin ZTO TFT as seen in Figs. 4.8, 4.9, and 4.10.
The gate leakage (i.e., gate current) in Fig. 4.10 of both the virgin and passivated
ZTO TFT is  1 nA, suggesting that the increase in the oﬀ current is unrelated to
the gate leakage. It is likely that the aqueous SiO2 dielectric provides a parallel path89
between the TFT source and drain contacts due to its poor insulator quality. To test
this theory, MIS capacitor stacks are created to simulate the capping layers of the
passivated ZTO TFTs. Figure 4.11 compares the dielectric performance of a standard
PECVD SiO2 (100 nm) at 400 ◦C, two spin coated layers of aqueous SiO2 (24 nm)
annealed at 250 ◦C, a reduced temperature PECVD SiO2 (100 nm) at 250 ◦C, and a
combination of the aqueous SiO2 and the reduced temperature PECVD SiO2.
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Figure 4.11: Leakage currents of a standard PECVD SiO2 recipe (100 nm) at 400 ◦C,
two spin coated layers of aqueous SiO2 (24 nm) annealed at 250 ◦C, a reduced
temperature PECVD SiO2 recipe (100 nm) at 250 ◦C, and the combination of the
aqueous SiO2 and the reduced temperature PECVD SiO2.
With the successful implementation of the aqueous SiO2 barrier layer for AOS
TFT passivation by spin coating, it was then thought that the aqueous SiO2 could be
printed using the SonoPlot piezoelectric printing system (see Section 3.8). However,
due to the TMAH solvent used, the pH of the aqueous SiO2 is very high (i.e., pH
 14) and therefore attacks the glass micropipettes used with the SonoPlot system.
Unfortunately, high pH is required for SiO2 to be soluble in an aqueous solution90
[76]. Therefore, printing an aqueous SiO2 solution using the SonoPlot system is not
possible using a standard glass micropipette.
Further exploration of aqueous SiO2 as a passivation layer was terminated due
to its poor insulator performance (i.e., high leakage in MIS capacitor structures), its
high pH leading to printing diﬃculties, and the dramatic success of ZTSO.91
5. VIA FORMATION FOR INTEGRATED CIRCUIT
FABRICATION
Integrated circuits require multiple conductive layers, patterned into paths
known as traces, to create electrical connections between the many integrated de-
vices within a circuit. To electrically isolate the layers of traces additional insulating
layers, known as interlayer dielectrics, are deposited between the conducting layers.
Vertical connections between the traces of two diﬀerent conducting layers are known
as interconnects. These interconnects are created in holes, known as vias, created in
an interlayer dielectric.
The focus of this work on non-traditional thin-ﬁlm transistor (TFT) fabrica-
tion creates an opportunity to examine the fabrication techniques for integrating such
devices. Therefore, a theoretical list of nontraditional via formation schemes is pre-
sented. In addition, actual fabrication results of several of the schemes are presented.
If a given method of via formation is adaptable, i.e., it is able to change im-
mediately in order to compensate for substrate changes, this may be particularly
attractive for future manufacturing. Such substrate changes could include warping,
bending, or shrinking/expanding. Research into low temperature processing, often
using plastic substrates, also gives rise to issues related to pattern transfer, (e.g.,
photolithography, imprinting, printing, etc.) on ﬂexible substrates. Such issues could
be partially or fully addressed if the pattern transfer method is easily adaptable in
situ, or “on the ﬂy.”
5.1 Deﬁnitions and assumptions
Depicted in Fig. 5.1 is a simpliﬁed sequence for deﬁning the process of via
formation. Figure 5.1(a) shows a conductive layer capped with a blanket-layer insu-
lator. In Fig. 5.1(b) an opening, or via, has been created in the insulator, exposing
the underlying conductor. Finally, Fig. 5.1(c) shows the completed structure where92
the via has been ﬁlled with a conductor. Now, the two conducting layers have been
electrically connected to one another.
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Conductor
Figure 5.1: Deﬁning sequence for via formation. (a) First, a blanket-layer insulator is
deposited onto an underlying conductor. (b) Second, an opening or hole called a via
is created in the insulator, exposing the underlying conductor. (c) Finally, the via is
ﬁlled with a conductor and concomitantly a second conductor layer is deposited. An
electrical connection between the two conducting layers is created through the via.
For this discussion, a via is deﬁned as the opening, or hole, in an insulating layer.
Filling of the via with a conductor is not discussed, and is assumed in this discussion
to be accomplished concomitantly with the deposition of the second conducting layer.93
5.2 Via formation methods
Below is a list of possible via formation methods, with an emphasis on adapt-
able and non-standard patterning techniques. The list is not exhaustive. Rather, it
is meant to help stimulate the development of new patterning schemes for new tech-
nologies and material sets, e.g., amorphous oxide electronics on ﬂexible substrates.
5.2.1 Conventional via formation
The ﬁrst method of via formation to be discussed is the conventional method
illustrated in Fig. 5.2, which uses photolithography, masking, and etching to create
the via. Figure 5.2(a) shows the lower conductor and blanket deposited capping
insulator. Next, an etch mask is created using photolithography, as in Fig. 5.2(b). As
shown in Fig. 5.2(c), the insulator is then etched and the mask layer is removed. Since
the insulator is blanket deposited and selectively etched this process is considered
subtractive. Finally, shown in Fig. 5.2(d), the via is ﬁlled and the top conductor is
deposited.
The conventional method is the most widely used and is straightforward (i.e.,
it does not require additional processing tools or techniques not currently common to
integrated circuit fabrication). Limitations associated with this method arise from the
photolithography process. The optical mask used to create the photolithography pat-
tern is a rigid and unchanging element. Should the substrate be ﬂexible (i.e., plastic),
distorted, or warped, then the optical mask is useless. Traditional photolithography
is not adaptable without creating a new optical mask.
5.2.2 Lift-oﬀ via formation
Similarly to the conventional via formation method described in Section 5.2.1,
the lift-oﬀ method, depicted in Fig. 5.3, is limited by the photolithography process.
The lift-oﬀ method is not adaptable without creating a new optical mask.94
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Figure 5.2: Conventional patterning sequence for via formation. (a) A blanket-layer
insulator is deposited onto an underlying conductor. (b) An etch mask is created using
photolithography. (c) The via is etched into the insulator, exposing the underlying
conductor, and the mask is removed. (d) The via is ﬁlled with a conductor and a
second conductor layer is deposited.
The lift-oﬀ method starts with a masking layer patterned on the lower con-
ductor, as shown in Fig. 5.3(a). Figure 5.3(b) illustrates that the insulator is then
deposited over the masking layer. If photoresist is used as the lift-oﬀ mask, then
this step can be very problematic because many quality insulator deposition methods
require process temperatures that exceed what the photoresist can withstand. Even
solution-deposited aqueous dielectrics require moderate curing temperatures that are
not suitable for use with photoresist. If a higher temperature material is used for the
lift-oﬀ mask, then lift-oﬀ of the excess insulator material would be very diﬃcult due
to etch selectivity, process time and re-adhesion, and the additional process required
to create the lift-oﬀ mask. Next, as shown in Fig. 5.3(c), the lift-oﬀ mask is removed,
often using a wet process, lifting away the excess insulator material that is on top of
it. As discussed in Section 3.5, depending on the slope of the sidewalls of the lift-oﬀ95
mask layer, mask thickness, insulator thickness, and insulator ﬁlm strength, the ac-
tual lift-oﬀ of the excess insulator material may be exceedingly diﬃcult. Finally, the
via is ﬁlled and the top conductor is deposited, as shown in Fig. 5.3(d).
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Figure 5.3: Lift-oﬀ sequence for via formation. (a) A lift-oﬀ mask is created us-
ing photolithography. (b) A blanket-layer insulator is deposited onto an underlying
conductor and over the lift-oﬀ mask. (c) The lift-oﬀ mask is removed, carrying the
excess insulator material away with it, creating the via and exposing the underlying
conductor. (d) The via is ﬁlled with a conductor and a second conductor layer is
deposited.
5.2.3 Direct-write dielectrics via formation
Recent advances in direct-write resists, that also function as dielectrics, provide
for some interesting fabrication possibilities [77]. The featured materials, ZircSOx and
HafSOx have been used for spin-coating solution deposition [34]. These materials are
soluble until cured or exposed to an electron beam or other appropriate excitation
[77].96
A major disadvantage is that, currently, these direct-write dielectrics are only
negative tone, where exposure creates insoluble regions, forcing the exposure to cover
the majority of the substrate into which vias will be created. If a positive-tone direct-
write dielectric were created, then the exposure would serve to create a soluble area
only where the vias are to be located, as depicted in Fig. 5.4. The direct-write
dielectric technique is adaptable on the ﬂy to compensate for changes in a substrate.
Assuming that the insulator is a positive-tone direct-write dielectric, then via
formation would start by blanket coating (i.e., spin coating) the insulator on top of
the lower conductor, as shown in Fig. 5.4(a). Next, as shown in Fig. 5.4(b), the via
area of the insulator is exposed, creating a soluble region. Following exposure, the
soluble portion of the insulator can be washed away, as shown in Fig. 5.4(c). Finally,
the via is ﬁlled and the top conductor is deposited, as shown in Fig. 5.4(d).
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Figure 5.4: Direct-write dielectric sequence for via formation. (a) A blanket-layer
positive-tone direct-write dielectric acting as the insulator is deposited onto an un-
derlying conductor. (b) The insulator is exposed in the area of the via. (c) The
soluble portion of the insulator is washed away, creating the via. (d) The via is ﬁlled
with a conductor and a second conductor layer is deposited.97
Note that this scheme is currently only possible using organic positive-tone
photoresists. However, photoresist is not suitable as an interlayer dielectric.
5.2.4 Direct-write and etch via formation
Leveraging a direct-write lithography system (i.e., laser), in combination with
the conventional via formation method discussed in Section 5.2.1, would result in an
adaptable method of via formation but without using any non-conventional tooling
or methods. Figure 5.5 steps through an example of this procedure. A blanket-
coated insulator is deposited onto the lower conductor, as shown in Fig. 5.5(a).
Following insulator deposition, a positive-tone organic photoresist is deposited (i.e.,
spin coating), and selectively exposed using a direct-write laser system, as shown in
Fig. 5.5(b). Next, as shown in Fig. 5.5(c) the pattern is created in the photoresist
layer after developing and rinsing away the exposed photoresist. The pattern is
transferred into the insulator layer, as shown in Fig. 5.5(d), by either a wet or dry
etch. The photoresist mask is completely removed, resulting in the structure shown
in Fig. 5.2.4(e). Finally, the via is ﬁlled and the top conductor is deposited, as shown
in Fig. 5.5(f).
Commercial direct-write laser photolithography systems typically use a raster-
ing pattern (e.g., Heidelberg DWL66FS), where the x- and y-axis stage movements
cover the entire substrate while the laser is switched on only when writing needs to
occur. Unfortunately, this simple program results in a very slow process. If via pat-
terning is the primary purpose of the direct write system, then the program could
be modiﬁed such that the stage only moves over the limited areas that are to be-
come the vias, greatly improving throughput. However, this idea is not very eﬀective
when considering the vastly complex network of vias and traces typically encountered
in modern integrated circuit processing. A large number of vias, spread across the
substrate, would make the time gained by employing a specialized pattern over the
traditional rastering pattern very minimal. This method may prove useful for proto-98
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Figure 5.5: Direct-write and etch sequence for via formation. (a) A blanket-layer
insulator is deposited onto an underlying conductor. (b) A positive-tone photoresist
is deposited and subsequently selectively exposed, using a direct-write system, in the
area of the via. (c) The soluble portion of the photoresist is washed away during
development, creating the via mask. (d) The via is etched into the insulator by either
a wet or dry etch. (e) The photoresist is removed after etching. (f) The via is ﬁlled
with a conductor and a second conductor layer is deposited.
typing or research use where the number and density of the vias are quite low. The
main advantage of the direct-write lithography system is its ability to adapt on the
ﬂy, compensating for substrate changes.99
5.2.5 Focused ion beam via formation
Focused ion beams (FIBs) are currently used to prepare electron microscope
samples for cross sectional viewing by milling away material. This same technology
could be used to directly mill a via into an insulator, as depicted in Fig. 5.6. This
technique would be rather slow and tedious. To improve throughput the ion beam
chemistry could be tailored speciﬁcally to the insulator, much like reactive ion etching
(RIE). The FIB technique is adaptable on the ﬂy to compensate for changes in a
substrate.
First, the insulator is blanket deposited over the lower conductor, as shown in
Fig. 5.6(a). Next, as shown in Fig. 5.6(b), the via area of the insulator is milled using
a FIB. Some wet cleanup of the via area may be required to remove waste residue
created during the milling process. At this point the via has been formed, as shown
in Fig. 5.6. Finally, the via is ﬁlled and the top conductor is deposited, as shown in
Fig. 5.6(d).
End point detection, required to know when to stop cutting into the ﬁlm stack
is critical if using a FIB for via formation. Currently, most commercial FIB tools
are equipped with systems for end point detection based on secondary ion mass
spectrometry (SIMS).
5.2.6 Laser ablation via formation
Laser ablation has become a common patterning tool [78] and is faster than
the FIB method described in Section 5.2.5. The laser ablation procedure, as shown
in Fig. 5.7, is nearly identical to the procedure for FIB via formation. The laser
ablation technique is adaptable on the ﬂy to compensate for changes in a substrate.
The sequence for via formation by laser ablation begins by depositing a blanket-
layer insulator onto the lower conductor, as shown in Fig. 5.7(a). Next, as shown
in Fig. 5.7(b), a laser is used to ablate the insulator material in the area of the via.100
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Figure 5.6: Focused ion beam sequence for via formation. (a) A blanket-layer insu-
lator is deposited onto an underlying conductor. (b) The insulator is milled using a
focused ion beam (FIB) in the area of the via. (c) The milled area becomes the via.
(d) The via is ﬁlled with a conductor and a second conductor layer is deposited.
Figure 5.7(c) shows the formed via. Finally, the via is ﬁlled and the top conductor is
deposited, as shown in Fig. 5.7(d).
Unfortunately, due the wide band gap of the insulator to be ablated, as com-
pared to semiconductors and conductors, simply shooting a laser into the area of the
via will not result in a formed via. The laser’s photons will pass through the insulator,
unabsorbed due to the wide band gap, and instead are absorbed by the underlying
conductor. If the wavelength of the laser is adjusted such that the insulator could
absorb the photon energy then the underlying conductor would still absorb some of
the transmitted photons. If the insulator is SiO2, with a bandgap of 9 eV, then the
laser wavelength would need to be 137 nm or less!
In order to control which layer absorbs the laser photon energy, the laser could
be focused to a high energy density only within the insulator. One such method is101
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Figure 5.7: Laser ablation sequence for via formation. (a) A blanket-layer insulator
is deposited onto an underlying conductor. (b) The insulator is ablated using a laser
in the area of the via. (c) The ablated area becomes the via. (d) The via is ﬁlled
with a conductor and a second conductor layer is deposited.
to focus the laser such that the focal point is contained within the insulator. By
precisely controlling the focal point of a focused laser Ostendor et al. were able to
create amazing three-dimensional structures by locally polymerizing organic resists
[79]. Another approach for laser layer selectivity is to use two or more lasers, aimed
at a common intersection point within the insulator in order to gain the necessary
energy density for localized ablation.
5.2.7 Physical ablation via formation
Physical ablation techniques for via formation include the use of a high pressure
water jet. A water jet is one of the current micro-machining techniques commonly
used for the fabrication of thin-ﬁlm deposition shadow masks. A clear advantage
of this via formation technique is that the ablated material is automatically washed102
away by the water jet itself. Also, the physical ablation by water jet technique is
adaptable on the ﬂy to compensate for changes in a substrate.
The sequence for via formation by physical ablation using a water jet begins by
depositing a blanket-layer insulator onto the lower conductor, as shown in Fig. 5.8(a).
Next, as shown in Fig. 5.8(b) a water jet is used to ablate the insulator material in
the area of the via. Figure 5.8(c) shows the formed via. Finally, the via is ﬁlled and
the top conductor is deposited, as shown in Fig. 5.8(d).
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Figure 5.8: Physical ablation by water jet sequence for via formation. (a) A blanket-
layer insulator is deposited onto an underlying conductor. (b) The insulator is ablated
using a water jet in the area of the via. (c) The ablated area becomes the via. (d)
The via is ﬁlled with a conductor and a second conductor layer is deposited.
A drawback of this technique is the unique challenges that present themselves
associated with the physics and ﬂuid dynamics of creating a well deﬁned and formed
blind hole with straight and parallel sidewalls (i.e., a via), as opposed to a through
hole. In addition, water jet endpoint detection would be extremely diﬃcult. Minimum103
feature size is also of concern. Finally, delamination of the entire thin-ﬁlm stack is
possible due to ﬁlm stress during the ablation process.
5.2.8 Printed etchant via formation
Leveraging modern printing technology for layer patterning and via formation
is intriguing and innovative, yet extremely challenging. Techniques like piezoelectric
printing allow for a wide variety of ink chemistries to be easily dispensed. Also, a wide
variety of ink viscosities can be tolerated with piezoelectric printing. Piezoelectric
printing is not hindered by premature dehydration and dispenser clogging to the
same degree as thermal inkjet printing. The printed etchant technique is adaptable
on the ﬂy to compensate for changes in a substrate.
The sequence for via formation using a printed etchant begins by depositing a
blanket-layer insulator onto the lower conductor, as shown in Fig. 5.9(a). Next, as
shown in Fig. 5.9(b) an etchant is printed onto the surface of the insulator in the
area of the via. Figure 5.9(c) shows the etched via. Finally, the via is ﬁlled and the
top conductor is deposited, as shown in Fig. 5.9(d).
The simpliﬁed process illustrated in Fig. 5.9 does not address some key issues
that are associated with this technique. First, printing the etchant requires that the
surface of the insulator and the etchant be engineered such that the etchant wets to
the insulator surface. However, if the etchant wets to the surface too well, then the
etchant will spread and distort the intended etch pattern. Second, the etchant should
be buﬀered to maintain proper etching with a minimal volume of etchant. The volume
of etchant required, combined with surface wetting and surface tension properties will
deﬁne the smallest feature size patternable by this method. Third, as the insulator is
etched the surface chemistry, and therefore the surface wettability and surface tension
will change. Fourth, controlling of the three dimensional etch proﬁle is challenging.
Fifth, a post-etch rinse or clean is required in order to remove both the etchant and
any dissolved or dissociated materials. Sixth, the etchant must be compatible with104
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Figure 5.9: Printed etchant sequence for via formation. (a) A blanket-layer insulator
is deposited onto an underlying conductor. (b) An etchant is printed onto the surface
of the insulator in the area of the via. (c) The insulator is etched, creating the via.
(d) The via is ﬁlled with a conductor and a second conductor layer is deposited.
the printing dispenser. For example, if the insulator is aluminum oxide, then the
etchant could be based on phosphoric acid. Phosphoric acid is compatible with (i.e.,
will not etch) glass. Therefore, the piezoelectric printing dispenser can be a glass
micropipette, as used with the SonoPlot system discussed in Section 3.8. Conversely,
if the insulator is silicon dioxide, then the etchant is hydroﬂuoric acid based. The
hydroﬂuoric acid is not compatible with a glass micropipette.
5.2.9 Stamping via formation
Physical punching, or stamping, of an insulator to form a via would be very
diﬃcult due to the hardness and brittle nature of the thin ﬁlm. Additional issues105
such as material removal, prevention of ﬁlm cracking, and tool life also discourage
this technique. However, if the insulator is not a rigid thin ﬁlm, but rather a soft im-
printable material, then a stamping method would not suﬀer from the same problems
listed above. For example, a partially dehydrated solution dielectric (e.g., AlPO or
HafSOx) could be designed to be used as an imprintable material [34][35]. Depending
on the design of the stamp, this method may be adaptable to compensate for changes
in a substrate. If the stamp is large enough so that one single imprint could create the
entire via array, then the process is not adaptable. In contrast, if the stamp is small
and discrete, needing to be used many times over a substrate to create the entire via
array, it would therefore allow for adaptable positioning during the process. In this
way, one could trade throughput and simplicity for an adaptable patterning process,
if so required.
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Figure 5.10: Stamping, or imprinting, sequence for via formation. (a) A blanket-layer
insulator is deposited onto an underlying conductor. (b) A stamp is pushed or rolled
into the surface of the insulator in the area of the via, displacing the insulator. (c)
The stamp is removed and the insulator is fully cured, creating the via. (d) The via
is ﬁlled with a conductor and a second conductor layer is deposited.106
The sequence for via formation using stamping, or imprinting, begins by de-
positing a blanket-layer insulator onto the lower conductor, as shown in Fig. 5.10(a).
Next, as shown in Fig. 5.10(b) a pre-fabricated stamp is applied into the soft surface
of a solution-deposited insulator, displacing some of the insulator material. Figure
5.10(c) shows that when the stamp is removed, and the insulator is fully cured, the
via is formed. Finally, the via is ﬁlled and the top conductor is deposited, as shown
in Fig. 5.10(d).
Some additional considerations that need to be accounted for with the stamp-
ing technique include providing wells or recesses for the displaced insulator material
during the imprinting, possible reﬂow of the insulator during ﬁnal curing, substrate
distortion creating alignment issues with ﬂexible substrates, and post-imprinting pro-
cessing to ensure that the bottom of the via is clear of any remnant insulator mate-
rial. These considerations are very complicated and challenging. As stamping and
imprinting become increasingly more common, then novel solutions will become com-
monplace, such as with the SAIL process discussed in Section 2.4 and in reference
[21].
The stamping method can also be applied to an organic resist, as opposed to a
solution-deposited dielectric, in order to create an etch mask on top of a traditional
insulator material (e.g., organic SU8 photoresist imprinted over plasma-enhanced
chemical vapor deposition (PECVD) SiO2). In this case, the disadvantage is the
increased number of process steps involving deposition and curing of the resist, etching
of the insulator, and stripping of the resist.
5.2.10 Hydrophobic surface treatment via formation
Often times aqueous solution-deposited insulators (e.g., AlPO or HafSOx) re-
quire pre-deposition hydrophilic treatment of the substrate in order to promote wet-
ting [34][35]. The method of using hydrophobic surface treatment for via formation
takes advantage of this attribute by selectively changing hydrophilic areas of a sub-107
strate into hydrophobic regions where an aqueous solution-deposited insulator cannot
wet to the substrate. This method involves selective deposition of a hydrophobic ma-
terial (e.g., a printable ﬂuoropolymer) and then blanket-coating (e.g., spin-coating,
dip-coating, mist-vapor deposition, or spray pyrolysis) the substrate with an aqueous
solution-deposited insulator. The insulator cannot wet or adhere to the hydrophobic
surface, thus creating vias or other patterns. The hydrophobic surface treatment
technique is adaptable to changes in a substrate.
Figure 5.11 outlines the sequence for via formation using a printed hydrophobic
material. First, as shown in Fig. 5.11(a) a hydrophobic material such as a ﬂuoropoly-
mer, is printed onto the lower conductor and substrate in the area of the via. Figure
5.11(b) shows the structure after an aqueous solution-deposition insulator is spin-
coated onto the substrate. Note that the insulator does not wet to the hydrophobic
material. Next, as shown in Fig. 5.11(c), the hydrophobic material is selectively
removed, leaving behind a formed via in the insulator. Finally, the via is ﬁlled and
the top conductor is deposited, as shown in Fig. 5.11(d).
5.2.11 Printed local insulator via formation
Combining printing techniques and solution-deposited insulators results in a
novel additive process for interlayer dielectric and via formation. In this case the
insulator is only deposited where metal lines cross, requiring electrical isolation from
one another. A conventional via does not exist in this scenario. Rather the “via”
is the majority of the substrate where an interlayer dielectric is not required. The
printed local insulator technique results in a adaptable, and additive, process where
a minimum of insulator material is consumed during fabrication.
Figure 5.12 depicts the sequence for via formation using a printed local insula-
tor. Figure 5.12(a) speciﬁcally shows a solution insulator being printed onto a lower
conductor. Several cure and print steps may be necessary to build the appropriate
insulator thickness. Figure 5.12(b) shows the structure once the desired insulator108
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Figure 5.11: Hydrophobic surface treatment sequence for via formation. (a) A
strongly hydrophobic material is deposited onto an underlying conductor in the area
of the via. (b) An aqueous solution deposited dielectric is deposited. The solution
dielectric does not adhere to the hydrophobic material and therefore forms a void that
will become the via. (c) The hydrophobic material is selectively removed, creating the
via. (d) The via is ﬁlled with a conductor and a second conductor layer is deposited.
thickness has been reached and the insulator has been completely cured. Finally,
the via is ﬁlled and the top conductor is deposited, as shown in Fig. 5.12(c). Fig-
ure 5.12(d) illustrates the minimal usage of the insulator, present only where two
conductors cross and require electrical isolation.
An alternative process would include complete coverage of the patterned low
conductor with the printed insulator, except where a via is required. This could be
accomplished with a single printing pass using multiple printing dispensers on a single
“print head” loaded with both a printable conductor and a printable insulator.
The disadvantage of this scheme is that with increasing numbers of conduct-
ing/insulating layers that the substrate topography becomes quite varied. Chemical109
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Figure 5.12: Printed local insulator sequence for via formation. (a) An insulator is
printed onto the lower conductor. Multiple printed layers may be deposited to build
thickness. (b) The printed insulator has been fully cured, forming vias. (c) The via
is ﬁlled with a conductor and a second conductor layer is deposited. (d) Example
depiction of how the insulator only needs to be deposited where two conductors cross
paths, but require electrical isolation from one another.
mechanical polishing (CMP) cannot be used to ﬂatten the substrate as the layers
have no common height to polish down to.
5.3 Hydrophobic surface treatment via formation method results
Figure 5.13 illustrates the process steps used to create vias using AlPO as the
interlayer dielectric and CYTOP, an printable amorphous ﬂuoropolymer, used as the
hydrophobic material. For printing the CYTOP is diluted 1:8 with the provided
ﬂuorinated solvent. First, as shown in Fig. 5.13(a) a silicon wafer with 100 nm
of thermally grown silicon dioxide is used as an insulating substrate. Figure 5.13(b)
shows the cross-sectional view after aluminum has been thermally evaporated through110
a shadow mask to deﬁne the metal 1 layer. At this point, while not shown, much
of the silicon dioxide substrate is still exposed. Next, as shown in Fig. 5.13(c) the
substrate is exposed to an oxygen plasma (i.e., ashed) to make the silicon dioxide
substrate and aluminum lines hydrophilic. This allows the AlPO to properly wet
and adhere to when spin coated. Ashing must be done prior to the CYTOP printing
because the CYTOP is easily removed by the ashing process. Next, as shown in
Fig. 5.13(d) the CYTOP ﬂuoropolymer is printed using a SonoPlot micropipette
piezoelectric printer onto the areas of the vias and lightly cured at 180 ◦C for 5
minutes. Additional vias are created over probing pads on the metal 1 lines for later
testing. Figure 5.13(e) illustrates the cross section view after the AlPO is spin coated
onto the substrate. Five coats of 0.9 M AlPO solution are applied, with a 300 ◦C
hotplate bake for 1 minute between coats for a total thickness of 450 nm. Figure
5.13(f) depicts a second ash process used to remove the CYTOP ﬂuoropolymer. In
addition the substrate is subjected to a 350 ◦C hotplate bake for 10 minutes to cure
the AlPO dielectric. Finally, a second layer of aluminum is thermally evaporated
through a shadow mask to deﬁne the metal 2 layer, as shown in Fig. 5.13(g).
The completed structure, shown in Fig. 5.14, is a grid network of aluminum
lines consisting of three vertical columns deﬁned in the metal 1 layer, labeled A, B,
and C and three rows deﬁned in the metal 2 layer, labeled 1, 2, and 3. Two of the
three crossings per row/column have no via and therefore are not connected (open),
while the third crossing has a via (short). Additional vias over the probe pads of the
metal 1 vertical lines are incorporated to allow for electrical probing and testing.
Electrical I-V testing conﬁrms the via structure and is recorded in Table 5.1.
Grid locations 1C, 2B, and 3A test as shorts, showing that the via connection is made.
All other grid locations test as highly resistive (i.e., open) showing the integrity of
the AlPO insulator.111
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Figure 5.13: Processing sequence for the hydrophobic surface treatment via formation
method. (a) An oxidized silicon wafer is used as an insulating substrate. (b) Alu-
minum is thermally evaporated through a shadow mask to create the metal 1 layer.
(c) The substrate is ashed to allow for better wetting during the AlPO spin coating.
(d) The CYTOP ﬂuoropolymer is printed into the via areas and lightly cured. (e)
AlPO is spin coated onto the substrate and dehydrated. (f) The substrate is ashed
again to remove the CYTOP. The substrate is also baked to fully cure the AlPO.
(g) Aluminum is thermally evaporated through a shadow mask to create the metal 2
layer.112
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Figure 5.14: Layout for the electrical testing of the hydrophobic surface treatment
via formation method. Note that the metal 1 vertical lines have additional vias over
the probe pads.
Table 5.1: Hydrophobic surface treatment via formation electrical test results.
Row Column Connectivity
1 A Open
2 A Open
3 A Short
1 B Open
2 B Short
3 B Open
1 C Short
2 C Open
3 C Open
5.4 Printed local insulator via formation method results
Figure 5.15 illustrates the process steps used to create vias using locally printed
CYTOP as the interlayer dielectric. First, as shown in Fig. 5.15(a) a silicon wafer
with 100 nm of thermally grown silicon dioxide is used as an insulating substrate.
Figure 5.15(b) shows the cross-sectional view after aluminum has been thermally
evaporated through a shadow mask to deﬁne the metal 1 layer. Next, as shown in
Fig. 5.15(c) the CYTOP ﬂuoropolymer is printed using a SonoPlot micropipette113
piezoelectric printer onto the areas where electrical isolation between the metal 1 and
metal 2 layers is required and then fully cured at 180 ◦C for 1 hour. The CYTOP
prints to 50 nm thick in the center of the pattern, but up to 1 m near the edges. A
second layer of CYTOP is printed a fully cured. Finally, a second layer of aluminum
is thermally evaporated through a shadow mask to deﬁne the metal 2 layer, as shown
in Fig. 5.15(d).
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Figure 5.15: Processing sequence for the printed local insulator via formation method.
(a) An oxidized silicon wafer is used as an insulating substrate. (b) Aluminum is
thermally evaporated through a shadow mask to create the metal 1 layer. (c) The
CYTOP ﬂuoropolymer is locally printed where electrical isolation between the two
metal layers is required. (d) Aluminum is thermally evaporated through a shadow
mask to create the metal 2 layer.
The completed structure, shown in Fig. 5.14, is a grid network of aluminum
lines consisting of three vertical columns deﬁned in the metal 1 layer, labeled A, B,
and C and three rows deﬁned in the metal 2 layer, labeled 1, 2, and 3. Two of the
three crossings per row/column have a localized printed insulator, and therefore are
not connected (open), while the third crossing has no insulator (short). In this case,114
unlike the previous via formation method which utilized spin-coated AlPO over the
substrate and metal 1 layer, no additional processing for the probe pads of the metal
1 vertical lines are required because the insulator has only been printed locally (i.e.,
printed only where two metal lines cross and require electrical isolation from one
another).
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Figure 5.16: Layout for the electrical testing of the printed local insulator via forma-
tion method.
Electrical I-V testing conﬁrms the via structure and is recorded in Table 5.2.
Grid locations 1A, 2B, and 3C test as shorts, showing that the via connection is made.
All other grid locations test as highly resistive (i.e., open) showing the integrity of
the CYTOP insulator.
5.5 Via formation results comparison and conclusions
In comparing the two via formation methods in Sections 5.3 and 5.4, several
important diﬀerences are observed. These diﬀerences include via resistance, process
complexity, and process adaptability.
The resistivity of the shorted via connections produced by using the hydropho-
bic surface treatment via formation method are higher than the via connections pro-115
Table 5.2: Printed local insulator via formation electrical test results.
Row Column Connectivity
1 A Short
2 A Open
3 A Open
1 B Open
2 B Short
3 B Open
1 C Open
2 C Open
3 C Short
duced using the printed local insulator via formation method. There exist several
possible sources of this increase in resistance with the hydrophobic CYTOP surface
treatment and AlPO spin coating process. First, the metal 1 aluminum layer is ex-
posed to the oxygen plasma ash twice. The ﬁrst ash impacts the entire metal 1 layer,
while the second ash only impacts the via area of the metal 1 layer. Both of these
ash processes have the potential to roughen or partially oxidize the aluminum lines,
therefore giving rise to an increase in the via resistance. This issue may be avoided by
using metals that do not easily oxidize (e.g., molybdenum or silver). Using silver as
the interconnect material is attractive because it is the most common printed metal.
A second source of increase via resistance is if the CYTOP is not completely removed
during the second ash step. Remaining CYTOP residue would act as an insulator,
thus decreasing the contact area of the via and giving rise to an increase in the via
resistance.
In terms of process complexity, the hydrophobic surface treatment via formation
method needs more individual process steps. However, the bottleneck in the process
in terms of throughput is the printing step. Given the same circuit layout, the two
via formation methods examined have opposite “tones” in terms of the pattern to
be printed. The hydrophobic surface treatment via formation method requires CY-116
TOP to be printed where all conducting via connections are to be made between two
crossing metal lines. The printed local insulator via formation method requires CY-
TOP to be printed where all crossing metal lines need electrical isolation. Therefore,
the layout needs to be examined to determine what fraction of metal line crossings
need to be conducting and made into vias, and which metal line crossings need to
be insulated. If the count of vias outnumber the count of insulating crossings, then
the printed local insulator via formation method would require less printing and may
prove to be the more eﬃcient method. If the count of insulating crossings outnum-
ber the count of vias, then the hydrophobic surface treatment via formation method
would require less printing and may prove to be the more eﬃcient method.
Process adaptability examines how robust the process is to changing require-
ments or environments. For example, the hydrophobic surface treatment via forma-
tion method uses AlPO as the insulator which requires an annealing temperature in
excess of 300 ◦C to properly cure the AlPO ﬁlm. This thermal requirement makes
this process not suitable for plastic substrates. However, this also means that the
hydrophobic surface treatment via formation method is suitable for a process that
requires later higher temperature processing. The AlPO spin-coating process also
requires the surface to be hydrophilic for proper wetting and adhesion of the AlPO
precursor. This limits the types of surfaces and substrates on which the AlPO insu-
lator can be used.
In contrast, the printed local insulator via formation method uses CYTOP as
the insulator which requires an annealing temperature of only 180 ◦C. This temper-
ature is compatible with plastic substrates. The CYTOP also has good chemical
resistance and can be printed directly onto a wide variety of substrates without hy-
drophilic surface modiﬁcation. Unfortunately, the CYTOP material is an organic
polymer and is very susceptible to oxygen plasmas (i.e., ashing) commonly used for
cleaning processes.117
In conclusion, either via formation method featured above could prove useful
and may provide specialized advantages, but it depends greatly on the process require-
ments. The entire process ﬂow, process integration, and structure (i.e., device/circuit
layout) must be examined before choosing any via formation method.118
6. PRINTED AOS TFT CHANNEL LAYERS
With the successful fabrication of printed vias featured in Chapter 5, giving
rise to a non-lithographic back-end process, eﬀorts are focused on creating a non-
lithographic front-end process to allow for a completely non-lithographic TFT fabrica-
tion scheme. Speciﬁcally this means developing an additive process for the fabrication
of channel layers, gate insulators, and metal contacts.
Printed metal contacts are quickly becoming more common and therefore are
not pursued within this work. Solution-processed gate insulators have also been
previously reported and are not pursued within this work. Therefore, the fabrication
and patterning of the channel layer is the primary focus.
The imposed design constraints are to avoid vacuum processing and photolithog-
raphy. This non-traditional approach is motivated by the large-area and low-cost
beneﬁts of developing an additive process (i.e., no etching, no photolithography, and
minimal material usage) that uses simple and cheap tools (i.e., absence of vacuum
chambers).
A reasonable starting point for this project is to start with previously devel-
oped solution-processed AOS channel materials, zinc indium aluminum oxide (ZIAO)
and indium gallium zince oxide (IGZO). An oxidized silicon substrate is used to take
advantage of simpliﬁed staggered, bottom-gate TFT structure where the substrate
also serves the gate and gate insulator. Similarly, thermally-evaporated aluminum
source/drain contacts are used. Thus, all eﬀorts may be directed towards the fabri-
cation of the channel material. A SonoPlot tool, as described in Section 3.8 is used
exclusively for all printing.
6.1 Dam and ﬁll channel deﬁnition method
This method utilizes a hydrophobic dam to contain a spin-coated channel ma-
terial, very similar to the via deﬁnition method presented in Section 5.2.10 and 5.3.119
Figure 6.1 depicts the speciﬁc process for creating a staggered, bottom-gate TFT
by patterning the channel material using a hydrophobic dam. First, as shown in
Fig. 6.1(a) an oxidized silicon wafer is used as the gate and gate oxide. The silicon
dioxide substrate is exposed to an oxygen plasma (ash) in order to make the surface
hydrophilic and allow for better wetting and adhesion during the ZIAO spin coating.
Next, CYTOP ﬂuoropolymer is printed using a SonoPlot micropipette piezoelectric
printer into moat-like shapes in order to contain the aqueous ZIAO solution during
spin coating, as shown in Fig. 6.1(b). For printing the CYTOP is diluted 1:8 with the
provided ﬂuorinated solvent. The CYTOP is lightly cured at 180 ◦C for 5 minutes.
As shown in Fig. 6.1(c) the 0.27 M ZIAO solution is spin-coated at 3000 RPM for
30 seconds and is conﬁned by the hydrophobic CYTOP ﬂuoropolymer. The ZIAO is
then dehydrated at 80 ◦C for 2 minutes followed by 300 ◦C for 1 minute on a hotplate.
Next, as shown in Fig. 6.1(d) the CYTOP is removed by ashing. The ZIAO is then
annealed at 350 ◦C for 1 hour in air in a furnace. Finally, aluminum source/drain
contacts are thermally evaporated through a shadow mask, as shown in Fig. 6.1(e).
Figure 6.1(f) labels each layer within the completed structure with its function.
Figure 6.2 is a top-down photograph of the substrate after CYTOP printing
and curing, referencing the process step depicted in Fig. 6.1(b). Multiple lines in the
CYTOP can be seen from the rastering printing pattern. The CYTOP is 10 nm
thick in the center of a printed line, while up to 50 nm at the edge. This CYTOP
printed pattern is thinner than the CYTOP pattern printed for via formation featured
in Section 5.3. The micropipette tip diameter, print speed, and piezo voltage during
printing all eﬀect the resulting thickness.
Figure 6.3 is a top-down photograph of the substrate after ZIAO spin coating
and dehydration, referencing the process step depicted in Fig. 6.1(c). The ZIAO is
very rough due to its extreme thickness during the dehydration. Unlike with con-
ventional blanket-coated spin-coating processes, the CYTOP creates many boundary
conditions with speciﬁc contact angle and wetting issues due to the very hydrophobic120
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Figure 6.1: Processing sequence for the dam and ﬁll channel deﬁnition method. (a)
An oxidized silicon wafer is used as the gate and gate oxide. The substrate is ashed
in order to make the silicon dioxide surface hydrophilic. (b) CYTOP ﬂuoropolymer
is printed in moat-like shapes in order to contain the ZIAO channel material and
lightly cured. (c) ZIAO channel material is spin coated over the substrate, conﬁned
by the CYTOP. The ZIAO is dehydrated. (d) The CYTOP is removed by ashing
and the ZIAO is annealed. (e) Aluminum source/drain contacts are thermally evapo-
rated through a shadow mask. (f) The ﬁnal structure is labeled showing each layer’s
function.
nature of the CYTOP dam. The result is that the ZIAO solution beads up and is
trapped within the dam, creating an aqueous layer much thicker than if the CYTOP
dam were not present. Despite the obvious issues with the patterning technique, the
CYTOP dam was very successful in containing the ZIAO solution and obtaining good
ZIAO patterning along the dam boundary.
Figure 6.4 is a top-down photograph of the substrate after the CYTOP dam
is removed by ashing, referencing the process step depicted in Fig. 6.1(d). Again,121
Figure 6.2: Photograph of a CYTOP dam, referencing the process step depicted in
Fig. 6.1(b).
Figure 6.3: Photograph of ZIAO solution contained within a CYTOP dam, referenc-
ing the process step depicted in Fig. 6.1(c).
the roughness of the ZIAO is apparent. Also shown is the well deﬁned ZIAO channel
pattern and the clean removal of the CYTOP dam.
Figure 6.5 is a top-down photograph of a completed TFT after source/drain
deposition, referencing the process step depicted in Fig. 6.1(e).
Due to the roughness and thickness of the ZIAO channel layer, these TFTs
tested as a conductive short between the source/drain contacts with little to no gate
control. In order to better control the channel layer thickness it is then hypothesized
that directly printing of the channel material may prove to be more successful.122
Figure 6.4: Photograph of patterned ZIAO after CYTOP dam removal, referencing
the process step depicted in Fig. 6.1(d).
Figure 6.5: Photograph of completed ZIAO TFT, referencing the process step de-
picted in Fig. 6.1(e).
6.2 Printing AlLaO3
Aluminum lanthanum oxide (AlLaO3) is an aqueous based solution-deposited
insulator derived from AlPO [35]. In a collaboration eﬀort through the Center for
Sustainable Materials Chemistry (CSMC) AlLaO3 is attempted to be printed onto
silicon dioxide substrates. AlLaO3 is easily spin coated onto silicon dioxide substrates
that have been made hydrophilic by ashing. Therefore, the silicon dioxide substrates
used for printing are also ashed to promote AlLaO3 precursor wetting. Figure 6.6 is123
a schematic of the test pattern used for all AlLaO3 printing. It includes a rastered
rectangle, several single pass lines, and dots.
Figure 6.6: Schematic of a AlLaO3 printing test pattern.
Figure 6.7 is a top-down photograph of the ﬁrst printing attempt of the aqueous
AlLaO3 onto ashed silicon dioxide. The resulting pattern shows poor wetting of the
substrate by the AlLaO3 solution. Single pass lines ball up and form disjointed dots.
The rectangle is mostly intact, but balled up slightly to form rounded corners. Single
dots remain as deﬁned droplets. This result gives rise to the hypothesis that surface
wetting could be improved if the surface tension of the AlLaO3 solution were decreased
by decreasing the AlLaO3 solution acid concentration [80].
Figure 6.8 is a top-down photograph of the second printing attempt using a
modiﬁed AlLaO3 solution with decreased acid concentration for improved wetting.
Additionally the write speed is decreased to allow for better pattern deﬁnition. The
resulting pattern in Fig. 6.8 shows better deﬁnition than the previous attempt, shown
in Fig. 6.7, but still suﬀers from some balling of the solution on the substrate. This124
Figure 6.7: Photo of the ﬁrst AlLaO3 printing attempt on silicon dioxide substrates
treated by ashing.
result gives rise to the hypothesis that a solvent additive, such as ethylene glycol,
may provide the necessary decrease in surface tension of the AlLaO3 solution.
Figure 6.9 is a top-down photograph of the third printing attempt using a
modiﬁed AlLaO3 solution with 5% ethylene Glycol added by volume to decrease the
solution surface tension and improve substrate wetting. The resulting pattern, or
lack thereof, in Fig, 6.9 indicates that there was too much wetting. The pattern
was therefore not conﬁned to the printed area and spread out along the surface of
the substrate. This result gives rise to the hypothesis that the substrate surface is
now too hydrophilic and the substrate ashing treatment should be eliminated when
printing with this speciﬁc AlLaO3 solution.
Figure 6.10 is a top-down photograph of the fourth printing attempt using the
same AlLaO3 solution as in Fig. 6.9, only the substrate ashing treatment was not
performed, thus leaving the silicon dioxide surface more hydrophobic. The resulting125
Figure 6.8: Photograph of the second AlLaO3 printing attempt on silicon dioxide
substrates treated by ashing using a modiﬁed AlLaO3 solution with decreased acid
concentration.
Figure 6.9: Photograph of the third AlLaO3 printing attempt on silicon dioxide sub-
strates treated by ashing using a modiﬁed AlLaO3 solution with 5% added ethylene
glycol.
pattern in Fig. 6.10 is much more deﬁned that previous attempts. However, some
spreading, especially near the beginning and end of the pattern (i.e., single pass
lines) is evident. This “dog bone” eﬀect may be due to the slight pause the SonoPlot
system makes while moving in the vertical z-axis, allowing additional solution to weep
onto the surface. There also appears to be signiﬁcant distortion of the rectangle in126
the upper-left quadrant of Fig. 6.10. The distortion is due to the slight spreading
of the features allowing the rectangle to combine with a small dot created by the
“ﬁnd surface” function performed by the SonoPlot tool just before printing the test
pattern. AlLaO3 solutions with 5, 10 and 20% ethylene glycol are prepared, but given
the dramatic response of the 5% solution the higher concentration solutions are not
tested. This result prompted an additional attempt of modifying the AlLaO3 solution
with an organic solvent, ethanol.
Figure 6.10: Photograph of the fourth AlLaO3 printing attempt on untreated silicon
dioxide substrates using a modiﬁed AlLaO3 solution with 5% added ethylene glycol.
Figure 6.11 is a top down photograph of the ﬁfth printing attempt using the an
AlLaO3 solution with 50% added ethanol. Again, the silicon dioxide substrates are
left untreated and therefore hydrophobic. The resulting pattern in Fig. 6.11 is the
best yet with only minor amount of pattern spreading. The same distortion of the
rectangle feature due to the combination with the “ﬁnd surface” dot is again present.
This result demonstrates the printing eﬀectiveness of a solution whose solvent is a127
combination of water and ethanol when printed onto an untreated silicon dioxide
substrate.
Figure 6.11: Photograph of the ﬁfth AlLaO3 printing attempt on untreated silicon
dioxide substrates using a modiﬁed AlLaO3 solution with 50% added ethanol.
6.3 Printing ZIAO
The ZIAO solution precursor is primarily methanol, which after the printing
success using AlLaO3 with added ethanol, suggests that the ZIAO solution may be
relatively simple to print. Unfortunately, this isn’t the case. Table 6.1 documents the
diﬀerent solvent combinations and dilutions of the ZIAO solution and the observed
printing characteristics using the SonoPlot tool. Substrates used were untreated (i.e.,
hydrophobic) oxidized silicon coupons. The test pattern is a set of four parallel single
pass lines. The standard solution used for spin coating is ZIAO:H2O 1:2, and this
ZIAO concentration is initially explored for printing. If the solution wets too well to
the substrate then spreading of the pattern is seen. If the solution does not wet the128
substrate then the solution tends to ball up and may “wander” on the substrate due
to air currents or a substrate tilt.
Table 6.1: Solvent combinations and dilutions of the ZIAO solution printed on hy-
drophobic silicon dioxide substrates. Note that methanol is the primary solvent of the
pure ZIAO solution. Solvents include deionized water (DI H2O), ethanol (ETOH),
ethylene glycol (EG), and acetone.
Solution Ratio Spreading amount Balling amount
DI H2O Pure None Major
ZIAO Pure Major None
ZIAO:ETOH 1:2 Major None
ZIAO:acetone 1:2 Moderate None
ZIAO:DI H2O 1:2 Minor Minor
ZIAO:DI H2O 2:3 Minor Minor
ZIAO:DI H2O:EG 10:20:1 Moderate Minor
ZIAO:DI H2O:EG 10:20:4 Major Moderate
Of the diﬀerent solutions listed in Table 6.1 the ZIAO:acetone solution is of
particular interest. While the printing properties are somewhat favorable the solution
formed a white, suspended precipitate (i.e., a cloudy ﬂuid) after a few hours. After
evaporation, the container appeared to not contain any precipitate. However, after
adding a solvent such as water or methanol, the ﬂuid instantly became cloudy once
more.
The observed printing characteristics in Table 6.1 are recorded in degrees of
“spreading” or “balling,” or in some unique cases, both spreading and balling. These
unique cases occur due to solvent evaporation from the printed solution that, in turn,
alters the wetting characteristic of the solution. For example, a solution may initially
wet and spread across the a hydrophobic silicon dioxide substrate very well if it con-
tains a high ratio of methanol to water. However, the methanol can quickly evaporate
after printing, leaving behind a solution of mainly water. The solution then balls up129
on the hydrophobic surface. Figure 6.12 is a sequence of photographs depicting an
example of a solution that initially wets and spreads across a substrate, followed im-
mediately by evaporation and subsequent balling of the solution. Speciﬁcally, Fig.
6.12(a) shows the SonoPlot forming a ﬂuid bridge with the substrate and the ﬂuid
wetting to the surface. The perimeter of the wetted area is outlined by balled up
droplets of the ﬂuid from a previous wetting and evaporation sequence. Next, as
shown in Fig. 6.12(b) the SonoPlot micropipette is withdrawn slightly, stopping the
ﬂow of ﬂuid to the surface. Immediately the ﬂuid begins to evaporate and the concen-
tration of water within the ﬂuid increases. This results in the remaining ﬂuid balling
up on the hydrophobic surface.
With regard to the results listed in Table 6.1, it is hypothesized that modiﬁca-
tion of the substrate surface with respect to its hydrophobic nature is also required.
Previously, in Section 6.2, it was shown that ashing the silicon dioxide substrates
caused them to become too hydrophilic for printing purposes. Therefore, a less dras-
tic hydrophilic treatment is needed. Slightly hydrophilic silicon dioxide is able to be
produced by heating the substrates at 300 ◦C for 1 hour. This heating is accomplished
in conjunction with the dehydration step after cleaning the substrates using acetone,
isopropanol, and water. While the precise level of hydrophilic nature was achieved
for this experiment using this method, later attempts proved this method to be not
reproducible. More discussion and quantiﬁcation of hydrophilic substrate treatments
can be found in Section 6.6.
Table 6.2 is a continuation of the experiment summarized in Table 6.1, except
the silicon dioxide substrates have been treated to be slightly hydrophilic. The test
pattern is the same as the previous, being four parallel single pass lines. The solutions
that were noted to “spread” when printed on the hydrophobic substrates are not
used on the slightly hydrophilic substrates because the spreading eﬀect would only
be greater. Also, those solutions that would have exhibited the spread and balling
phenomenon on hydrophobic substrates did not exhibit any balling on the slightly130
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Figure 6.12: Photograph sequence depicting a wetting and subsequent balling printed
solution.
hydrophilic substrates. It is found that diluting the predominately methanol-based
ZIAO solution using water in a ZIAO:H2O 1:4 and using a slightly hydrophilic silicon
dioxide substrate produces favorable printing results with the best pattern deﬁnition.
It can be concluded that modiﬁcation of the printing solution precursor and the
substrate in terms of its hydrophilic/hydrophobic nature produces the best patterns
compared to using just one of the modiﬁcation methods alone.131
Table 6.2: Solvent combinations and dilutions of the ZIAO solution printed on slightly
hydrophilic silicon dioxide substrates. Note that methanol is the primary solvent of
the pure ZIAO solution. Solvents include deionized water (DI H2O) and ethylene
glycol (EG).
Solution Ratio Spreading amount Balling amount
ZIAO:DI H2O 1:3 Minor Minor
ZIAO:DI H2O:EG 10:40:4 Major None
ZIAO:DI H2O 1:4 Minor None
ZIAO:DI H2O 1:9 None Major
ZIAO:DI H2O:EG 20:180:1 None Major
The next step is to move away from printing single pass lines and towards
printing rectangles for channel regions, focusing on controlling the ﬁnal channel layer
thickness. These experiments are also performed on slightly hydrophilic substrates
produced by heating the silicon dioxide substrates at 300 ◦C. Initially, small rectangle
produced by rastering single pass lines with some overlap and then annealed to mea-
sure the thickness of the ZIAO deposition. It is observed that the faster the pattern
is printed (i.e., x- and y-axis print speeds), the less volume of solution is printed and
therefore the thinner the ﬁnal annealed layer is. This relationship is between print
speed and feature thickness is not always observed. For some solutions, especially
those with higher viscosities, the relationship is the opposite.
Additionally, the amount of overlap when performing the print rastering can
be controlled by setting the “feature width” within the SonoDraw program used to
draw the pattern. The actual feature width, i.e., the width of a single pass line,
is physically set by the tip diameter and wetting characteristics of the solution and
substrate combination. Standard rastering appears to give approximately half of the
total line width. For example, if a 500 m wide pattern is to be printed, the actual
single pass line width is 50 m, and the program is set to a feature width of 50 m,
then the printer will raster every 25 m for a total of 20 passes. If the programmed
feature width is changed to 25 m then the printer will raster every 12.5 m for132
a total of 40 passes. These numbers are approximate because the printer has an
accuracy of only 5 m in any direction. Therefore, if a pattern is printed with more
overlap, then more ﬂuid will be dispensed in a given area and the printed layer will
be thicker. The amount of rastering overlap required depends greatly on not only the
micropipette tip diameter, but the current tip condition (i.e., cracked, chipped, or
sheared). If the tip is damaged, which it often is, then the printed pattern is altered.
Finally, the voltage applied to the piezoelectric controls the pumping strength
of the micropipette. This has a minimal eﬀect on the volume of ﬂuid dispensed
during printing. Note that the dispense voltage used during printing is a diﬀerent
variable than the spray voltage used during the operation of complectly emptying the
micropipette.
In an attempt to optimize the printing of the ZIAO for minimal thickness
(minimal ﬂuid dispensing), the feature width is deﬁned as 150 m (actual feature
width was closer to 80 - 100 m), print speed is set to “5000,” and the dispense
voltage is set to 1 V. The micropipette tip diameter is 30 m and the ZIAO solution
molarity is 0.16. The initial test printing a small, 2 x 1 mm rectangle resulted in
a ZIAO layer thickness of 50 nm. The printed ZIAO is dehydrated at 80 ◦C for 2
minutes and 300 ◦C for 1 minute before measuring the thickness using a proﬁlometer.
To further decrease the ZIAO layer thickness the ZIAO solution is diluted down
to 0.08 M by mixing it 1:1 with a 1:4 methanol:H2O solution. By diluting with a
1:4 methanol:H2O solution the optimized ratio of methanol and water of the ZIAO
solution is maintained. The 0.08 M ZIAO solution printed a 2 x 1 mm rectangle of
25 nm thick after dehydration. The dilution did not appear to change the printing
characteristics of the ZIAO solution.
Larger rectangles that mirror the size and position of the shadow mask set
commonly used for sputtered AOS channel layers are printed using the 0.16 and 0.08
M ZIAO solutions. Figure 6.13 is a set of photographs of the resulting TFT channel
rectangle using the 0.16 M ZIAO:H2O 1:4 solution printed on slightly hydrophilic133
silicon dioxide substrates. Figure 6.13(a) shows the ZIAO after dehydration at 80 ◦C
for 2 minutes on a hotplate. Figure 6.13(b) shows the same ZIAO rectangle after
additional dehydration at 300 ◦C for 1 minute on a hotplate. Some spreading of
the pattern is observed in Fig. 6.13. The thickness of the pattern in Fig. 6.13(b)
is 150 nm in the thinner areas and 440 nm in the thicker areas. These results
suggest that the larger rectangles printed for TFT channels do not print to the same
thickness as the smaller rectangles previously discussed, even with all user controlled
printing variables being equal.
Figure 6.14 is a set of photographs of the resulting TFT channel rectangle us-
ing the 0.08 M ZIAO:H2O 1:4 solution printed on slightly hydrophilic silicon dioxide
substrates. Figure 6.14(a) shows the ZIAO after dehydration at 80 ◦C for 2 minutes
on a hotplate. Figure 6.14(b) shows the same ZIAO rectangle after additional de-
hydration at 300 ◦C for 1 minute on a hotplate. Some spreading of the pattern is
observed in Fig. 6.14. The thickness of the pattern in Fig. 6.14(b) is 80 nm in
the thinner areas and 200 nm in the thicker areas. This shows that by diluting
the ZIAO solution from 0.16 M to 0.08 M that the printed thickness is decreased to
approximately half, which is consistent with the smaller printed features previously
discussed. However, again this result shows rectangles with thicker printed ﬁlms than
expected when compared to the smaller printed features.
Following hotplate dehydration, the ZIAO printed substrates are annealed at
350 ◦C for 1 hour in air. Aluminum source/drain contacts are thermally evaporated
through a shadow mask to complete fabrication of staggered, bottom-gate TFTs.
Electrical testing (i.e., ID-VGS transfer curves) shows that all the printed ZIAO TFTs
suﬀer from abnormally high gate leakage, and in some cases total gate insulator
failure. No transistor behavior is observed.134
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Figure 6.13: Printed TFT channels using 0.16 M ZIAO. (a) ZIAO rectangle dehy-
drated at 80 ◦C for 2 minutes. (b) Same ZIAO rectangle after additional dehydration
at 300 ◦C for 1 minute. Print speed is “5000,” dispense voltage is 1 V, and rastering
overlap is set to a minimum.
6.4 Printing IGZO
Following the results of the printed ZIAO TFTs that exhibited very high gate
leakage, additional staggered, bottom-gate TFTs are fabricated using printed IGZO in
place of the ZIAO solution. Like the ZIAO, the IGZO solution precursor is primarily
methanol. Therefore, the same dilution and printing techniques are applied.135
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Figure 6.14: Printed TFT channels using 0.08 M ZIAO. (a) ZIAO rectangle dehy-
drated at 80 ◦C for 2 minutes. (b) Same ZIAO rectangle after additional dehydration
at 300 ◦C for 1 minute. Print speed is “5000,” dispense voltage is 1 V, and rastering
overlap is set to a minimum.
Figure 6.15 is a set of photographs of the resulting TFT channel rectangle using
the 0.06 M IGZO:H2O 1:4 solution printed on slightly hydrophilic silicon dioxide
substrates. Figure 6.15(a) shows an IGZO rectangle after dehydration at 80 ◦C for 2
minutes and 300 ◦C for 1 minute on a hotplate. Figure 6.15(b) is another identically
processed rectangle as Fig. 6.15(a), illustrating the process reproducibility. Very136
minor spreading of the pattern is observed in Fig. 6.15, suggesting that the IGZO
solution may have better printing/wetting characteristics than the ZIAO solution.
The thickness of the pattern in Fig. 6.15(a) is 35 nm, while the pattern in Fig.
6.15(b) is 65 nm, suggesting that the printed thickness is not consistent. The
voids in the patters in Fig. 6.15 are due to printing diﬃculties caused by a broken
micropipette tip and insuﬃcient rastering overlap. This may also explain why the
IGZO patterns printed thinner than the ZIAO patterns.
The IGZO printed substrates are annealed at 350 ◦C for 1 hour on a hotplate
(not a furnace), aluminum source/drain contacts are thermally evaporated through a
shadow mask, and the completed TFTs are tested. Additional TFTs are fabricated
with the 0.06 M IGZO solution using spin coating for channel deposition. Two sub-
strates are processed, the ﬁrst using just one coat of IGZO solution (6 nm thick),
while the second substrate is coated twice (12 nm thick). The same hotplate de-
hydration at 80 and 300 ◦C is used between coats. These spin-coated devices are
annealed together with the printed devices, as well as receiving their source/drain
contacts.
The transfer curves for the printed IGZO devices show abnormally high gate
leakage and complete gate insulator failure, just as the printed ZIAO devices did.
No transistor behavior is observed. The transfer curves for the spin-coated IGZO
devices do not show any abnormal gate leakage, however the devices remain in the
oﬀ state. The spin-coated TFTs inability to turn on is hypothesized to be due to the
inadequate thickness of the IGZO layers (6 and 12 nm thick). An additional furnace
anneal at 400 ◦C for 1 hour in air is performed on all IGZO devices. No change in
the electrical properties after the additional anneal is observed.
6.5 Gate insulator damage due to SonoPlot printing process
The results of the ZIAO and IGZO devices, in which all printed TFTs exhibited
abnormally large gate leakage and gate insulator failure, gave rise to the hypothesis137
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Figure 6.15: Printed TFT channels using 0.06 M IGZO. (a) ZIAO rectangle dehy-
drated at 80 ◦C for 2 minutes and 300 ◦C for 1 minute. (b) Additional ZIAO rectangle
dehydrated at 80 ◦C for 2 minutes and 300 ◦C for 1 minute. Print speed is “5000,”
dispense voltage is 1 V, and rastering overlap is insuﬃcient, giving rise to pattern
voids.
that the SonoPlot printing process is damaging the gate insulator. Also, since the
spin-coated IGZO devices do not exhibit the same gate insulator failures as the printed
IGZO devices, then it is assumed that the IGZO solution is not causing gate insulator
degradation.138
To test the hypothesis that the SonoPlot printing process is damaging the gate
insulator, a vertical metal-insulator-metal (MIM) capacitor structure is created where
the SonoPlot is used to print a dummy layer of methanol:H2O 1:4 is printed before
the deposition of the top metal contact. Figure 6.16 illustrates the MIM fabrication
process used for testing the SonoPlot. Mirroring the TFT process, an oxidized silicon
wafer is used as the substrate, bottom metal, and insulator for the MIM structure, as
shown in Fig. 6.16(a). Next, as shown in Fig. 6.16(b), a methanol:water 1:4 solution
is printed over a portion of the substrate. This solution evaporates quickly, leaving
behind little to no visible residue. Lastly, aluminum top metal contacts are thermally
evaporated through a shadow mask to create a grid pattern over the entire substrate.
Silicon wafer (p+)
(a)
Silicon dioxide
(b)
Silicon dioxide
Silicon wafer (p+)
(c)
Silicon dioxide
Silicon wafer (p+)
Silicon dioxide
Al Al Al
Figure 6.16: MIM capacitor processing sequence to test the SonoPlot. (a) An oxidized
silicon wafer is used as the substrate, bottom metal, and insulator. The substrate
is heated to 500 ◦C for 5 minutes to make the silicon dioxide slightly hydrophilic.
(b) A methanol:water 1:4 solution is printed over a portion of the substrate, which
quickly evaporates. (c) A grid of top contact metal dots are deposited by thermally
evaporating aluminum through a shadow mask.139
Figure 6.17 illustrates a top-down view of the MIM substrate showing the area
onto which the methanol:water solution is printed. The solution is printed in rows
3 and 4 with a large rastering overlap (i.e., a large number of printing passes are
used to complete the pattern). Areas marked with darker shading are where a ﬂuid
bridge is created and the SonoPlot micropipette tip may also be in contact with the
surface. Areas marked with lighter shading are where the ﬂuid bridge occasionally
loses contact. The micropipette tip is observed changing height above the substrate,
which indicates that the surface cant calibration is incorrect and/or the micropipette
tip is altered. The return path (left-to-right as seen in Fig. 6.17) typically prints
better (i.e., longer lines before losing the ﬂuid bridge contact) because the contact
distance is shorter on the right, allowing the ﬂuid bridge to be made and maintained
across most of the substrate. Once the bridge is broken, the tip must return much
closer to the substrate to reestablish the ﬂuid bridge. This forms a hysteresis-like
pattern of printing versus micropipette tip height. The surface cant calibration pro-
cedure is performed several times, with minimal change to the pattern printed and
the varied ﬂuid bridge contact problem persists. This is partially due to the repeated
and constant breakage of the micropipette tip. When the tip breaks, the distance
from the tip to the substrate increases, making it more diﬃcult for the ﬂuid bridge
to form. It is not known if contact with the substrate directly by the micropipette
tip, or by dragging of the tip through the printed solution caused the tip to break
in this occurrence. Both situations have previously been observed to have caused
micropipette tip damage.
Table 6.3 lists the results from testing the MIM capacitors fabricated using
the process described in Figures 6.16 and 6.17. Two MIM electrical properties are
recorded, the breakdown ﬁeld (i.e., applied electric ﬁeld at a measured current density
of 10 A/cm2), and the leakage current (i.e., measured current density at an applied
electric ﬁeld of 1 MV/cm).140
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Figure 6.17: Layout of MIM capacitors and SonoPlot printing area. Areas marked
with darker shading is where a ﬂuid bridge is created and the SonoPlot micropipette
tip may also be in contact with the surface. Areas marked with lighter shading is
where the ﬂuid bridge occasionally lost contact.
Figure 6.18 is a set of surface plots illustrating the data in Table 6.3. The
data supports the hypothesis that the SonoPlot printing process damages the silicon
dioxide insulator. Areas with consistent printing and deﬁned patterns produced MIM
capacitors that are shorted or heavily damaged. Areas with inconsistent printing,
but some printing non-the-less, produced MIM capacitors with degraded electrical
performance and moderate leakage. Areas where no printing occurred produced MIM
capacitors with excellent electrical performance and minimal leakage. MIM capacitor
yield of the areas with no printing is 100%. Visual examination using a microscope
did not reveal any signs of insulator damage (i.e., scratching) due to the SonoPlot
printing process. Both light-ﬁeld and dark-ﬁeld microscopy are used for inspection.141
Table 6.3: Sonoplot-induced insulator damage to a MIM capacitor test array. Note
that if the MIM is shorted, the current density at 1 MV/cm applied ﬁeld is reported
as “1.”
Row Column Field @ 10uA/cm2 Current Density @ 1 MV/cm
(MV/cm) (A/cm2)
2 1 8.33 1.3810 10
2 2 8.33 8.5510 11
2 3 8.33 5.2210 11
2 4 8.33 1.0510 10
2 5 8.23 9.6410 12
2 6 8.23 9.9410 11
2 7 8.22 3.4410 10
2 8 8.12 2.7610 10
2 9 8.02 3.6210 10
3 1 4.85 1.1810 09
3 2 4.53 1.5010 08
3 3 3.78 6.9110 09
3 4 4.06 1.3610 08
3 5 7.22 1.7310 07
3 6 7.12 1.6710 08
3 7 0.12 1
3 8 0.02 1
3 9 0.12 1
4 1 8.23 1.0310 10
4 2 8.33 9.5610 11
4 3 8.33 7.2010 11
4 4 7.84 1.7810 11
4 5 7.52 4.4610 11
4 6 7.42 1.0610 10
4 7 7.32 1.8110 10
4 8 0.12 1
4 9 0.12 1
5 1 8.23 3.6410 11
5 2 8.23 8.5110 11
5 3 8.23 1.3610 10
5 4 8.24 6.2610 11
5 5 8.24 7.5810 11
5 6 8.43 4.4510 11
5 7 8.23 3.7010 10
5 8 8.04 2.3210 09
5 9 8.13 1.7610 11
Despite the lack of visual conﬁrmation, the electrical data supports the hypothesis142
that the SonoPlot printing process damages the underlying insulator when printing
channel materials for fabrication of a bottom-gate TFT.
2
3
4
5
0
2
4
6
8
10
1
2
3
4
5
6
7
8
9
E
l
e
c
t
r
i
c
 
F
i
e
l
d
,
 
l
o
g
(
M
V
/
c
m
)
 
 
@
 
1
0
µ
A
/
c
m
2
 
Column 
Row 
(a)
2
3
4
5
-12
-10
-8
-6
-4
-2
0
1
2
3
4
5
6
7
8
9
C
u
r
r
e
n
t
 
d
e
n
s
i
t
y
,
 
l
o
g
(
A
/
c
m
2
)
 
 
@
 
1
 
M
V
/
c
m
 
Row 
Column 
(b)
Figure 6.18: Surface plots of the SonoPlot induced insulator damage MIM capacitor
electrical data. (a) The breakdown ﬁeld (i.e., applied electric ﬁeld at 10 A/cm2
measured current density). (b) The leakage current (i.e., current density at 1 MV/cm
applied electric ﬁeld). Note that if the MIM capacitor is shorted, the current density
at 1 MV/cm applied ﬁeld is reported as “1.”143
6.6 Spin coating versus printing
With regard to the printing results previously discussed in Sections 6.2, 6.3,
and 6.4 it can be concluded that process requirements for spin coating are very diﬀer-
ent than for printing. Speciﬁcally, substrate wetting, layer thickness, and boundary
conditions need to be addressed diﬀerently.
First consider the level of substrate wetting desired for each process. Spin
coating requires a high degree a substrate wetting resulting in a thin continuous ﬁlm
over the entire substrate. The forces acting on the ﬂuid during the spin-coating
process act to thin out the layer, but do not remove the layer due to the excellent
wetting. To obtain hydrophilic silicon dioxide substrates suitable for spin coating, a
variety of techniques may be used, including oxygen plasma (i.e., ashing), exposure
to high temperatures (i.e., 300 ◦C) in air, or ultraviolet ozone (UVO) treatment.
Typical ashing and UVO treatment times for spin-coating silicon dioxide substrates
are 10 - 15 minutes.
In contrast, printing requires that the ﬂuid only wet to the substrate well enough
to balance with the other interfacial forces that tend to make the ﬂuid ball up or spread
out. The hydrophilic substrate treatments used for spin coating are also suitable for
treating substrates prior to printing, but only if the treatment eﬀect can be controlled
and reduced. Ashing is found to be diﬃcult to reduce the treatment eﬀect. Also,
while exposure to high temperature in air is eﬀective it is not reproducible. UVO
appears to be the best method of those explored. The UVO treatment is also diﬃcult
to reproduce and is very sensitive to prior substrate cleaning (e.g., using acetone,
isopropanol, and deionized water (AMD) as a cleaning procedure).
To quantify the balance of forces acting on a ﬂuid drop on a solid substrate
surface, as discussed in Section 3.9, the contact angle of the ﬂuid and substrate
is measured. Table 6.4 lists the measured contact angle using distilled water on a
silicon dioxide surface with/without AMD cleaning as a function of UVO treatment
time. It is empirically found that when printing a solution primarily composed of144
methanol:H2O 1:4, a silicon dioxide substrate with a contact angle approaching 10◦
measured using distilled water produces the best pattern, with minimal spreading or
balling up. It is also concluded that AMD cleaning slightly decreases the hydrophobic
nature of the silicon dioxide surface (i.e., decreases the contact angle) and also helps
to improve reproducibility. Therefore, silicon dioxide substrates that have been AMD
cleaned have a more consistent surface.
Table 6.4: A comparison of contact angles for distilled water on silicon dioxide sub-
strates with/without AMD cleaning and as a function of UVO treatment time. Con-
tact angles 5◦ are unmeasurable.
AMD UVO treatment Contact angle Printing characteristic
(min) (degrees) (with methanol:H2O 1:4)
No 0 455 Major balling
Yes 0 352 Major balling
No 2 303 Major balling
Yes 1 243 Moderate balling
Yes 1.5 173 Moderate balling
Yes 2 83 Minor spreading
No 5 Unmeasurable Major spreading
Yes 5 Unmeasurable Major spreading
A repeat printing test using the best case, which according to Table 6.4 is an
AMD cleaned silicon dioxide substrate with 2 minutes of UVO treatment, is performed
and found to be too hydrophilic, producing moderate spreading using the IGZO:H2O
1:4 solution. This batch of substrates is allowed to sit in air overnight and the
printing test is repeated. It is found that the substrates possess the correct level of
hydrophilic nature, producing excellent patterns with minimal distortion (i.e., balling
or spreading) after sitting overnight. Typically, allowing substrates to sit overnight
in air after hydrophilic treatments produces very little to no noticeable change in
the printing characteristics. Therefore, it is concluded that the amount of UVO145
treatment required to produce the precise contact angle necessary for printing a given
aqueous solution is extremely diﬃcult to control. It is hypothesized that the contact
angle variability resulting from the UVO hydrophilic treatment process and substrate
condition is greater than the printing process envelope. This means that it may
be diﬃcult to deﬁne a single silicon dioxide substrate cleaning and UVO treatment
process that produces favorable printing characteristics. Therefore, it is suggested
that for each batch of prepared silicon dioxide substrates contact angles are measured
using distilled water before printing is attempted. This may save time and conserve
supplies (e.g., micropipettes) associated with the SonoPlot printing process.
Layer thicknesses with spin coating is well understood. For spin coating at 3000
RPM for 30 seconds using any of the aqueous solutions investigated (e.g., AlPO,
ZIAO, IGZO), the layer thickness may be approximated using the molarity of the
solution and the relationship,
t = 100  M; (6.1)
where t is the thickness in nm, and M is the solution molarity [81]. The actual
thickness does not precisely follow this linear expression for higher molarity solu-
tions. Also, this expression does not take into account ﬁlm thickness changes due to
dehydration.
In terms of printing it has been shown in Section 6.3 that when printing ﬁlled
patterns (e.g., rectangles), print translation speed, rastering overlap, piezoelectric dis-
pense voltage, and micropipette tip diameter all aﬀect the resulting layer thickness.
This is mainly due to boundary conditions and diﬃculties associated with printing
into a constrained volume. When spin coating, the only boundary condition of rele-
vance is the substrate edge, and this boundary condition places no demanding process
constraints. Assuming enough ﬂuid is dispense to cover the substrate then the volume
of the dispensed ﬂuid is not considered a variable because rotational forces spin oﬀ all
“extra” ﬂuid. These rotational forces are easily controlled through rotational velocity146
(i.e., spin RPM) and spin duration. When printing, all dispensed ﬂuid remains on
the substrate and pools within the printed area. The boundary of the printed area is
deﬁned by the wetted area. Therefore, if a solution spreads it will become thinner,
while a solution that balls up will become thicker. The desired printing characteristic
is one where the solution neither spreads or balls up, requiring the dispensed volume
of ﬂuid to be very precise in order to control the layer thickness.
It has been observed that some printed features, while remaining conﬁned to
the constrained print area, may ﬂow or “slosh” within the conﬁnement boundaries.
This creates thicker and thinner areas across the print area. A common pattern
observed is a donut-like shape where a thinner center is surrounded by a thicker ring
followed by a thinner edge. Depending on the solution characteristics, an extremely
thick but narrow boarder to the printed pattern is often observed. For example, the
CYTOP ﬂuoropolymer tends for form a thick “coﬀee stain” like boarder.
Of the solutions explored, it is observed that printed layers are thicker than
spin-coated layers of the same solution molarity. As such, to avoid layer cracking,
roughening, and to promote layer uniformity, an initial low-temperature dehydration
is advisable. For example, all channel layers deposited in this work were initially
dehydrated at 80 ◦C.147
7. CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE
WORK
This chapter is a summary of the conclusions drawn from the experimental re-
sults of the amorphous oxide semiconductor (AOS) thin-ﬁlm transistor (TFT) passi-
vation (Chapter 4), via formation for back-end integrated circuit fabrication (Chapter
5), and printed AOS TFT channel layers (Chapter 6). In addition, this chapter also
discusses suggestions for future work.
7.1 Conclusions
The focus of this research is to explore alternate, or nontraditional fabrication
methods for realization of AOS TFTs. Speciﬁcally, the goal is to fabricate TFTs using
solution deposition, as opposed to vacuum technologies. An additive process, one
which minimizes material usage and waste, is desired. As such, printing of patterned
layers and spin coating of blanket layers is investigated. Another goal is to work
towards creating an adaptable patterning process that does not rely on conventional
photolithography. Conventional photolithography is not rapidly adaptable since new
photomasks are required for each diﬀerent product run. Furthermore, the use of
ﬂexible substrates will involve new process challenges because of substrate distortion.
Therefore, creating fabrication techniques that are adaptable may oﬀer advantages
with respect to using ﬂexible substrates. Additional beneﬁts to an adaptable process
include the ability to provide quick prototyping, rework, and/or custom back-end
processes with a standard front-end device array.
7.1.1 AOS TFT passivation
A general framework for assessing both passivation material choice and depo-
sition technique is presented. Passivation material choice is guided by examining the
direction and magnitude of interface state electronic charge transfer between the semi-148
conducting channel layer and the insulating passivation layer when they are brought
into contact, and the sense of the resulting energy band bending. Avoiding forma-
tion of an undesirable backside accumulation layer in an AOS bottom-gate TFT is
accomplished by choosing a passivation layer in which the charge neutrality level is
aligned with (ideal case) or higher in energy than that of the semiconductor channel
layer charge neutrality level. This allows for a simple quantitative analysis of possible
passivation materials for semiconductor applications. While the assessment presented
focuses on AOS TFTs, it is not restricted to AOS of TFTs, rather, it is of general ap-
plicability. Qualitative analysis of the deposition technique aids in choosing the most
appropriate deposition method once the appropriate passivation material has been
selected. Ideally, deposition of the passivation layer is performed in such a manner
that a negligible density of oxygen vacancies are present at the channel-passivation
layer interface. For example, while the material assessment concludes that silicon
dioxide is a good choice for passivating bottom-gate AOS TFTs, depositing the sili-
con dioxide using plasma-enhanced chemical vapor deposition (PECVD) commonly
results in a conductive backside channel layer due to the reducing precursors used
during the PECVD process.
Two speciﬁc AOS TFT passivation schemes were explored. The ﬁrst is a
sputter-deposited zinc tin silicon oxide (ZTSO). The ZTSO layer was originally used
as a barrier layer, allowing additional post-processing and passivation layers. It was
found that ZTSO exhibits promising passivation characteristics on its own. While it
may not be suitable as a hermetic seal, the ZTSO layer demonstrates an ability to
suppress the eﬀects of negative bias illumination stress (NBIS) with respect to ZTO
and IGZO TFTs.
The second passivation scheme investigated employs using solution-deposited
silicon dioxide. The solution-deposited passivation layer also serves as a barrier layer
to additional passivation layers. The solution-deposited silicon dioxide is successfully
used as a barrier layer to subsequent PECVD silicon dioxide deposition. Resulting149
ZTO TFT transfer curves (i.e., ID-VGS) show that the dual-layer passivation process
does not signiﬁcantly alter ZTO TFT electrical characteristics.
7.1.2 Via formation for integrated circuit fabrication
A list of possible via formation methods is presented, with particular focus
on whether adaptable patterning is possible. Via formation is examined because it
incorporates all of the key steps required for back-end integrated circuit fabrication,
including deposition, additive or subtractive patterning, and interfacial considerations
with respect to conducting and insulating layers.
Of the eleven via formation methods enumerated, two of these methods are
demonstrated and proven to be eﬀective. One method demonstrated uses a printed
ﬂuoropolymer as a localized, hydrophobic treatment to a hydrophilic substrate prior
to depositing a spin-coated aqueous-based insulator. The ﬂuoropolymer is then re-
moved using an oxygen plasma (i.e., ashing), leaving behind an opening, or via, in
the insulator layer. The ashing process to remove the ﬂuropolymer provides excel-
lent selectivity without the use of masking layers. The second method demonstrated
uses a printed ﬂuoropolymer as the insulator directly. This eliminates the need for a
blanket-coated insulating layer. The insulator is only printed where two metal lines
cross, thus requiring electrical isolation from one another. This method is not limited
to the use of an organic ﬂuoropolymer. Rather, use of this method is possible with
any printable insulator capable of building appropriate insulator thicknesses.
These demonstrated via formation methods provide a route to adaptable and
solution-based processing for back-end integrated circuit fabrication.
7.1.3 Printed AOS TFT channel layers
The ability to print AOS TFT channel layers helps to complete the goal of cre-
ating an adaptable and additive integrated circuit fabrication scheme by providing a
compatible route to front-end processing. Eﬀorts are focused on printed channel ma-150
terials due to the well-established work on solution-deposited insulators and printed
metals.
Printed zinc indium aluminum oxide (ZIAO) and indium gallium zinc oxide
(IGZO) channel layers are demonstrated using a SonoPlot piezoelectric printing sys-
tem. Qualitative and quantitative assessment and partial optimization of the inter-
actions between the printed solutions and substrate are presented.
TFTs fabricated using printed ZIAO or IGZO channel layers exhibit unac-
ceptably high gate insulator leakage and gate insulator failure arising from damage
caused by the SonoPlot printing process. This damage is electronically veriﬁed using
metal-insulator-metal (MIM) capacitor structures. No visual conﬁrmation of the the
damage is found, however, using both light-ﬁeld and dark-ﬁeld microscopy.
7.1.4 Printing electronic materials
Printing electronic materials is attractive because printing is an additive pro-
cess, it consumes a minimal amount of material, and it is easily adaptable for use
with ﬂexible substrates (i.e., it is a maskless process). Printed material usage is im-
pressively minimal considering that the work herein in its entirety only consumed a
few milliliters of liquid, most of which was disposed of at the end of the process and
never printed. This is mainly due to the additive nature of printing. Conventional
fabrication techniques are subtractive where a material is blanket deposited over the
entire substrate, followed by over 90% of the same material being selectively removed
and disposed of. Printing oﬀers the ability to selectively deposit material without the
need for additional removal or disposal. This eliminates material waste and reduces
the number of processing steps.
Printed volumes, even considering the exceptionally large TFTs produced in
this work (i.e., the printed areas are easily measured in millimeters), remain in the
microliter range. This advantage is very attractive considering the cost of material
manufacture, transport, and disposal.151
If ﬂexible substrates are used, then the process must be adaptable and able
to adjust for substrate distortion. A truly adaptable process can not rely on a rigid
photolithography mask. Printing easily oﬀers the required adaptability, able to alter
the pattern during processing.
Unfortunately printing is very diﬃcult. Classical printing, using organic ink
and paper, is very diﬀerent than printing inorganic electronic materials onto non-
porus solid surfaces. Knowledge of surface chemistry and ﬂuid dynamics is required
to predict and control the interaction of ﬂuids on substrate surfaces. Viscous organic
solutions are observed to be relatively easy to print, in terms of ﬂuid-substrate inter-
actions. Conﬁning an organic solution to the desired printed area (i.e., with minimal
solution spreading or balling) is rather straight forward. In contrast, aqueous inor-
ganic solutions require careful substrate preparation to produce a substrate that is
slightly hydrophilic such that the solution “sticks” to the substrate in the conﬁned
print area, but yet is not so hydrophilic that the solution spreads outside the range
of the targeted print area. A proper balance of aqueous solution solvent chemistry
and hydrophilic substrate treatments is very diﬃcult to achieve.
This work focused on preparing silicon dioxide substrates for printing of aqueous
solutions. Silicon dioxide is typically hydrophobic, but is able to be treated to become
hydrophilic. This desirable attribute is not commonly found in other substrates.
Some strongly hydrophobic substrates, such as plastics, may be able to be coated
with another material to achieve the necessary hydrophilic surface state. However,
such coatings may also interfere with the electronic characteristics of the underlying
material. Other techniques to obtain a hydrophilic surface, including purposeful
roughening of the substrate surface, are undesirable for electronics applications.
If used for circuit fabrication, solutions will be printed over a variety of under-
lying materials as the layers build. For example, insulators, conductors, and semicon-
ductors are all present after initial front-end circuit fabrication (i.e., discrete devices
are fabricated). Similarly during back-end circuit fabrication (i.e., interconnects, in-152
terlayer dielectrics, and vias) alternating insulating and conducting layers will serve
as the substrate for printed layers. This inherent substrate variety only complicates
the challenge of balancing solution-substrate wetting characteristics.
Printed solution thicknesses are diﬃcult to control. This is observed using both
organic and inorganic solutions. Unlike spin coating, the volume of ﬂuid dispensed
greatly aﬀects the ﬁlm thickness. Additionally, due to the numerous boundary condi-
tions and pattern conﬁnements, the volume of ﬂuid often ﬂows within the print area,
creating inconsistent ﬁlm thickness. After dehydration a “coﬀee stain” or thicker
edge to the printed patter is often observed. Print speed, pattern geometry (i.e.,
the amount of rastering overlap required), micropipette tip diameter, and solution
concentration eﬀect the layer thickness. Lastly, printed patterns take the form of
droplet, or elliptical shapes, on the substrate surface, creating a thickness gradient.
This gradient can not be avoided as it is an inherent property of surface wetting.
Finally, solutions with increased viscosity may prove to be easier to print due
to the their slowed kinetic response. For example, a viscous solution that is spreading
may be quickly dehydrated or annealed before the spreading advances beyond the
process limits. However, such viscous solutions typically involve use of organics, which
may lead to degraded or unpredictable electrical performance due to the weakness of
the organic bonds.
For successful printed electronics fabrication, key chemical and physical phe-
nomena must not only be understood, but controlled. Therefore, it is strongly sug-
gested that future research into printed electronics be undertaken by a partnership of
chemists and electrical engineers. Only with the two disciplines working together can
there be success in terms of creating a repeatable and controllable printing process
that produces quality electronic devices.
Ultimately, it is the opinion of the author that the diﬃculties associated with
printing electronic materials outweighs its potential beneﬁts. All of the beneﬁts (i.e.,
decreased material usage, decreased material disposal, and added process adaptabil-153
ity) are associated with low-cost fabrication. The diﬃculties associated with printing
electronic materials drives the printing technology to be used with low-performance
electronics that are able to tolerate the wide process variabilities (e.g., nonuniform
layer thicknesses and loosely deﬁned print areas) currently unavoidable when print-
ing is employed. This leads to the conclusion that printing electronic materials is
only viable for low-cost, low-performance electronics. Therefore, it is doubtful that
the market will support the research necessary to propel printing technology forward
until the time when the beneﬁts associated with material usage/disposal become
paramount.
7.2 Recommendations for Future Work
To continue printed thin-ﬁlm research, the SonoPlot system must be upgraded
or altered to avoid damaging underlying layers, as discussed in Section 6.5. This may
be accomplished through working directly with the SonoPlot company to alter the
system such that it may be able to monitor the micropipette tip and alert the user,
or alter its height, in the event that the tip comes into contact with the substrate
during the printing operation. Other modiﬁcations could include optical or capacitive
feedback to augment or replace the piezoelectric dampening sensing (i.e., the “ﬁnd
surface” function) to establish the substrate location relative to the micropipette tip.
There is no simple means to circumvent this problem of the SonoPlot printing
system causing damage to the gate insulator while fabricating an AOS TFT. All of
the TFT structures presented in Section 2.1.1 require either a semiconducting (i.e.,
channel) or conducting (i.e., gate metal) layer be deposited on top of the gate insula-
tor. If an adaptable and fully solution-processed AOS TFT is desired, then printing
of the channel or the gate contact may damage the gate insulator. It may be possible
to use a similar approach to the “dam and ﬁll” method presented in Section 6.1 to
pattern the channel material using a hydrophobic material (e.g., CYTOP ﬂuoropoly-
mer) to create the dam. The dam would be printed over non-critical insulator areas154
or over the source/drain electrodes. This method circumvents the damage problem
associated with using the SonoPlot system. However, as discussed in Section 6.1,
the procedure of ﬁlling the dam is diﬃcult and probably impractical from a commer-
cial prospective. Therefore, additional exploration into spin-coating aqueous layers
closely bounded by hydrophobic dams is required.
Plastic or polymer micropipettes, while not currently available due to manu-
facturing tolerances and chemical compatibility, may also be useful in eliminating the
damage caused by the SonoPlot printing system because such materials are softer
and ﬂexible. The physics behind the SonoPlot printing system, i.e., wetting the sur-
face by means of a ﬂuid bridge or protruding meniscus, does not require use of a
piezoelectric activated micropipette. If the restrictions imposed by the piezoelectric
were removed by eliminating the piezoelectric, then the geometry and orientation of
the micropipette would be less constrained. Diﬀerent geometries, including elongated
“wiper-like” openings, may be easier to manufacture using plastics or polymers and
provide unique processing advantages (e.g., large and uniform single pass patterns).
Diﬀerent orientations, such as a print-up conﬁguration, where the substrate is above
the ﬂuid source, may decrease surface contamination and reverse the eﬀect that grav-
ity has on the substrate wetting and printing process. It should be noted that these
process geometries and conﬁgurations may be advantageous regardless of the material
used for the dispenser.
Solution-deposited silicon dioxide oﬀers a promising route to AOS TFT passi-
vation. However, further exploration of this passivation scheme was terminated due
to its poor insulator performance, its high pH leading to printing diﬃculties, and the
dramatic success of ZTSO. However, continued use of the SonoPlot printing system
has revealed that the micropipettes are incredibly sensitive and that breakage during
normal use is common and likely. Therefore, it is recommended that further explo-
ration into solution-deposited silicon dioxide be undertaken. Increased ﬁlm quality,
including decreased leakage, precise ﬁlm thickness, and decreased ﬁlm roughness, may155
be possible by diluting the solution’s molarity and using an initial low temperature
anneal (e.g., 80 ◦C) after deposition, as proved successful with the ZIAO and IGZO
printed solutions. This suggestion for future work assumes that the problem of the
SonoPlot printing system causing damage has been resolved, or that another printing
system has been acquired.156
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